• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      KS202606109251
      KS202606109251 85 Points
    • 2
      AC202503109020
      AC202503109020 70 Points
    • 3
      HP20260601263
      HP20260601263 50 Points
    • 4
      FK202606088435
      FK202606088435 42 Points
    • 5
      RM202605273230
      RM202605273230 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,869 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Want copper shape WITHOUT thermal relief; omit. How?

    Category: PCB Design

    By DrLightning

    •

    updated over 14 years ago by DrLightning

    2 replies • 15619 views
  • Discussion

    Updating Symbols without causing connection issues

    Category: PCB Design

    By mvonahnen

    •

    updated over 14 years ago by GraF

    1 replies • 14090 views
  • Discussion

    1. rename routed net / 2. add pin

    Category: Digital Implementation

    By Yemelya

    •

    updated over 14 years ago by J2mh

    1 replies • 14367 views
  • Discussion

    ALLEGRO

    Category: PCB Design

    By sunny25

    •

    updated over 14 years ago by GraF

    1 replies • 13737 views
  • Discussion

    Cadence does not recognize technology file

    Category: Custom IC Design

    By Wonyoung

    •

    updated over 14 years ago by Wonyoung

    4 replies • 17953 views
  • Discussion

    clarification on LNA design

    Category: RF Design

    By RFDESIGN 2008

    •

    updated over 14 years ago by RFQuery

    3 replies • 16408 views
  • Discussion

    How to place similar group of components in multiple place

    Category: PCB Design

    By Shivainna

    •

    updated over 14 years ago by redwire

    10 replies • 20574 views
  • Discussion

    Encounter Test run-time error

    Category: Digital Implementation

    By jamesASIC

    •

    updated over 14 years ago by dft1

    1 replies • 14615 views
  • Discussion

    Instance limit for RTL compiler "L" version

    Category: Logic Design

    By Brandtechnik

    •

    updated over 14 years ago by Brandtechnik

    3 replies • 3690 views
  • Discussion

    Generate a NetClass report in CM

    Category: PCB Design

    By pdxg8r

    •

    updated over 14 years ago by fxffxf

    5 replies • 14889 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information