• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      HASAN2024
      HASAN2024 55 Points
    • 2
      SD20251126912
      SD20251126912 50 Points
    • 2
      SM202511279440
      SM202511279440 50 Points
    • 4
      Aurel B
      Aurel B 42 Points
    • 5
      Don2009
      Don2009 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,724 Points
    • 2
      oldmouldy
      oldmouldy 13,640 Points
    • 3
      eDave
      eDave 10,261 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,477 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Changing PCell parameter default value in superMaster

    Category: Custom IC SKILL

    By Ilya Temnikov

    •

    updated over 14 years ago by Austin CAD Guy

    1 replies • 14327 views
  • Discussion

    1)How switch off property of the Cadence Forms to remember last states.2) Removal path from cds.lib 3) Cadence Forms

    Category: Custom IC SKILL

    By TiNat

    •

    updated over 14 years ago by Austin CAD Guy

    1 replies • 976 views
  • Discussion

    keyboard hotkeys

    Category: PCB Design

    By HWDesigner

    •

    updated over 14 years ago by HWDesigner

    4 replies • 17456 views
  • Discussion

    what the appreviation of PO means?

    Category: PCB Design

    By Mohad

    •

    started over 14 years ago

    0 replies • 14578 views
  • Discussion

    Components embedded in Inner Layer using Allegro

    Category: PCB Design

    By purikku22

    •

    updated over 14 years ago by edhickey

    5 replies • 15172 views
  • Discussion

    Jitter cacluation from phase noise??

    Category: RF Design

    By chadong

    •

    updated over 14 years ago by Frank Wiedmann

    23 replies • 33519 views
  • Discussion

    hierarchical designs in Cadence 16.3

    Category: PCB Design

    By romaric

    •

    updated over 14 years ago by Mike Veal

    3 replies • 13283 views
  • Discussion

    Ref Des linkage line to part

    Category: PCB Design

    By dmorgan

    •

    updated over 14 years ago by Mike Veal

    4 replies • 13358 views
  • Discussion

    Symbol library management in Design Entry HDL

    Category: PCB Design

    By jessu123

    •

    updated over 14 years ago by jessu123

    3 replies • 15576 views
  • Discussion

    package symbol on two different layers

    Category: PCB Design

    By romaric

    •

    updated over 14 years ago by romaric

    2 replies • 13092 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information