• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 110 Points
    • 2
      excellon1
      excellon1 90 Points
    • 3
      steve
      steve 60 Points
    • 4
      OO202504185631
      OO202504185631 50 Points
    • 4
      AM202508216721
      AM202508216721 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,554 Points
    • 2
      oldmouldy
      oldmouldy 13,545 Points
    • 3
      eDave
      eDave 10,166 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    ocean read data from 2 simulation directories in 6.1.3

    Category: Custom IC Design

    By jingguang jingguang

    •

    updated over 15 years ago by jingguang

    5 replies • 13828 views
  • Discussion

    Autorouting in Allegro PCB editor(Allegro PCB design GXL V16.0)

    Category: PCB Design

    By Neha Anu Neha Anu

    •

    updated over 15 years ago by redwire

    1 replies • 595 views
  • Discussion

    Filtering of false DRC violations due to routing blockages in enounter.

    Category: Digital Implementation

    By KVBABU KVBABU

    •

    updated over 15 years ago by BobD

    1 replies • 13204 views
  • Discussion

    Problem in using v2lvs to convert verilog netlist into spice netlist

    Category: Digital Implementation

    By huybforever huybforever

    •

    updated over 15 years ago by rh0dium

    2 replies • 19126 views
  • Discussion

    Set Constraints for Specific Region

    Category: PCB Design

    By Tanveer Tanveer

    •

    updated over 15 years ago by Tanveer

    3 replies • 12471 views
  • Discussion

    Autorouting with do file

    Category: PCB Design

    By Neha Anu Neha Anu

    •

    started over 15 years ago

    0 replies • 12170 views
  • Discussion

    Is it possible to write out a wireload model from encounter?

    Category: Digital Implementation

    By gops gops

    •

    updated over 15 years ago by gops

    3 replies • 13272 views
  • Discussion

    Fix error in schematic HDL

    Category: PCB Design

    By ELEKVN ELEKVN

    •

    updated over 15 years ago by ELEKVN

    7 replies • 17310 views
  • Discussion

    Time average transient waveforms???

    Category: Custom IC Design

    By Trail Animal Trail Animal

    •

    updated over 15 years ago by markbeck

    1 replies • 16694 views
  • Discussion

    Slow save statements..

    Category: Custom IC Design

    By markbeck markbeck

    •

    updated over 15 years ago by markbeck

    4 replies • 13645 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information