• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 175 Points
    • 2
      excellon1
      excellon1 128 Points
    • 3
      bdc66a938f164d
      bdc66a938f164d 103 Points
    • 4
      Aurel B
      Aurel B 92 Points
    • 5
      DG202504226528
      DG202504226528 66 Points
  • Leaderboard

    • 1
      steve
      steve 17,619 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,211 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    VDD of padring not connected to VDD of core ring via power pad

    Category: Digital Implementation

    By maxb

    •

    updated over 16 years ago by Kari

    1 replies • 15084 views
  • Discussion

    About multiple PG connections

    Category: Digital Implementation

    By mcdjnaja

    •

    updated over 16 years ago by Kari

    1 replies • 13168 views
  • Discussion

    Allegro HDL free viewer

    Category: PCB Design

    By archive

    •

    updated over 16 years ago by EvanShultz

    5 replies • 16323 views
  • Discussion

    where is the spicegen feature ?

    Category: Digital Implementation

    By archive

    •

    updated over 16 years ago by dlferrao

    3 replies • 13463 views
  • Discussion

    No available via

    Category: PCB Design

    By JPeter

    •

    updated over 16 years ago by JPeter

    3 replies • 17393 views
  • Discussion

    Extracting congestion information for each Gcell

    Category: Hardware/Software Co-Development, Verification and Integration

    By Vaishnavi

    •

    updated over 16 years ago by Vaishnavi

    1 replies • 14262 views
  • Discussion

    Coverage result comes in grey colour

    Category: Functional Verification

    By SpecMAN INFANT

    •

    updated over 16 years ago by StephenH

    1 replies • 13240 views
  • Discussion

    Import Text File in to the Schematics

    Category: PCB Design

    By Muthu

    •

    updated over 16 years ago by Chalford

    1 replies • 14378 views
  • Discussion

    Support to transition coverage

    Category: Functional Verification

    By Akshayk1

    •

    updated over 16 years ago by StephenH

    1 replies • 13494 views
  • Discussion

    choosing a decision between buffer and inverter in CTS

    Category: Digital Implementation

    By mmkrcool

    •

    updated over 16 years ago by mmkrcool

    2 replies • 21035 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information