• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      masamasa
      masamasa 124 Points
    • 2
      excellon1
      excellon1 90 Points
    • 3
      steve
      steve 70 Points
    • 4
      HASAN2024
      HASAN2024 55 Points
    • 5
      SD20251126912
      SD20251126912 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,704 Points
    • 2
      oldmouldy
      oldmouldy 13,630 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    how can I use the delay function to measure the delays between the closest rising edge of a singal_A and the following rising edge if signal_B

    Category: Custom IC SKILL

    By MFahmy

    •

    updated 2 months ago by Dung Nguyen

    1 replies • 2962 views
  • Not Answered

    Query on Unrouted Connections DRC

    Category: Allegro X PCB Editor

    By WG20250730781

    •

    updated 2 months ago by avant

    1 replies • 1148 views
  • Not Answered

    Feature request for Presto

    Category: OrCAD X Presto PCB

    By DG202504226528

    •

    updated 2 months ago by techiecs

    1 replies • 835 views
  • Suggested Answer

    PSPICE for TI - TPS2662x - Fixed OVP

    Category: PSpice

    By Pete5

    •

    updated 2 months ago by AyushD

    1 replies • 915 views
  • Not Answered

    Query on Line Segments connecting to Nets

    Category: Allegro X PCB Editor

    By WG20250730781

    •

    updated 2 months ago by excellon1

    5 replies • 1838 views
  • Discussion

    DC convergence problem with Basic ring amplifier

    Category: Mixed-Signal Design

    By SC202503236954

    •

    updated 2 months ago by SC202503236954

    2 replies • 1530 views
  • Discussion

    Sorting variables by name alphanumerically in Virtuoso ADE Assembler / maestro

    Category: Custom IC Design

    By Dominique8765

    •

    updated 2 months ago by Andrew Beckett

    1 replies • 840 views
  • Discussion

    sweeping transistor number of fingers in a simulation

    Category: Custom IC Design

    By TommasoF

    •

    updated 2 months ago by TommasoF

    2 replies • 1316 views
  • Discussion

    Need a script to remove extra metal overhang after vias which we generally chop and delete manually

    Category: Custom IC SKILL

    By AK202411259249

    •

    updated 2 months ago by rajeshcad

    1 replies • 2632 views
  • Discussion

    Ring oscillator separation gate delay and interconnect delay

    Category: Logic Design

    By SL202509028216

    •

    started 2 months ago

    0 replies • 1286 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information