• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      JCTEYSSIER0
      JCTEYSSIER0 105 Points
    • 2
      ltoohey
      ltoohey 65 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 5
      zpofrp
      zpofrp 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,760 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,720 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Suggested Answer

    How could I control the output waveform interpolation in Pspice project or Netlist while using V/I pwl file?

    Category: PSpice

    By Havior

    •

    updated over 2 years ago by AyushD

    1 replies • 1438 views
  • Discussion

    Request information on Tools

    Category: Logic Design

    By DEEPACDAC

    •

    started over 2 years ago

    0 replies • 7042 views
  • Discussion

    Creating a variable capacitor

    Category: Custom IC Design

    By MaryamHo

    •

    updated over 2 years ago by ShawnLogan

    1 replies • 7221 views
  • Discussion

    Very low DC gain of pstb simulation

    Category: Custom IC Design

    By NeoTED

    •

    updated over 2 years ago by ShawnLogan

    3 replies • 8513 views
  • Discussion

    Bindkey statement for toggling Transparent group.

    Category: Custom IC SKILL

    By Arokia

    •

    updated over 2 years ago by Arokia

    3 replies • 7300 views
  • Discussion

    Bindkey for turning off the "Cross Cursor" in Layout

    Category: Custom IC SKILL

    By Arokia

    •

    updated over 2 years ago by Arokia

    7 replies • 4074 views
  • Discussion

    Importance of OnDie parasitics of a buffer model in PBA and SLA analyses

    Category: Sigrity

    By SimTech

    •

    updated over 2 years ago by SimTech

    1 replies • 8291 views
  • Discussion

    Best ways to set Design for Manufacturing rules in the PCB design flow!

    Category: Allegro X PCB Editor

    By geda

    •

    updated over 2 years ago by Jeff H

    5 replies • 9299 views
  • Answered

    3D. Board not visible

    Category: Allegro X PCB Editor

    By JuriV

    •

    updated over 2 years ago by Gobena

    7 replies • 20623 views
  • Discussion

    How to Display CIW output in Forms as log

    Category: Custom IC SKILL

    By Tejaskill

    •

    updated over 2 years ago by AurelBuche

    4 replies • 8428 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information