• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 200 Points
    • 2
      bdc66a938f164d
      bdc66a938f164d 98 Points
    • 3
      Aurel B
      Aurel B 87 Points
    • 4
      excellon1
      excellon1 81 Points
    • 5
      Elecguy
      Elecguy 80 Points
  • Leaderboard

    • 1
      steve
      steve 17,599 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,206 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    pss+pstb simulation of boost converter when it is unstable

    Category: Custom IC Design

    By midaslab

    •

    updated over 3 years ago by Andrew Beckett

    3 replies • 2351 views
  • Discussion

    spectre netlist

    Category: Custom IC Design

    By shaarawy2023

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 8320 views
  • Discussion

    Compute a CDF param from two existing parameters

    Category: Custom IC SKILL

    By unSkilled

    •

    updated over 3 years ago by mbracht

    1 replies • 8636 views
  • Discussion

    SysCap – Tip of the Week: Automatic Differential Pairs Creation

    Category: Allegro X System Capture (EE Cockpit)

    By DesignTech

    •

    started over 3 years ago

    0 replies • 7006 views
  • Not Answered

    How to handle components that literally share a footprint?

    Category: Allegro X PCB Editor

    By bengelJF

    •

    updated over 3 years ago by juliamama

    4 replies • 9705 views
  • Discussion

    Surface Roughness Models in Clarity 3D Simulation

    Category: Clarity 3D Solver

    By SimTech

    •

    started over 3 years ago

    0 replies • 7670 views
  • Discussion

    How to split device fingers in Virtuoso MODGEN

    Category: Custom IC Design

    By Nader Fathy

    •

    updated over 3 years ago by Nader Fathy

    1 replies • 9371 views
  • Discussion

    How to read in a text file separated by delays in Verilog A. They delays are relative and to be read from the text file?

    Category: Custom IC Design

    By Nisharg shah

    •

    started over 3 years ago

    0 replies • 7810 views
  • Not Answered

    User Preferences / UI / Color Hide Color Palette

    Category: Allegro X PCB Editor

    By asdjfksdfjs

    •

    updated over 3 years ago by asdjfksdfjs

    2 replies • 8560 views
  • Not Answered

    17.4 to 17.2 downrev fails because of "mirrored_layers"

    Category: Allegro X PCB Editor

    By IMAN77

    •

    updated over 3 years ago by Rajesh3809

    1 replies • 2992 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information