• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 135 Points
    • 2
      oldmouldy
      oldmouldy 90 Points
    • 3
      JCTEYSSIER0
      JCTEYSSIER0 75 Points
    • 4
      bdc66a938f164d
      bdc66a938f164d 67 Points
    • 5
      NJ202509235932
      NJ202509235932 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,599 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,196 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Create Label window disappears after selecting auto

    Category: Custom IC Design

    By delgsy

    •

    updated over 3 years ago by delgsy

    2 replies • 10096 views
  • Discussion

    Window size is defferent from the size used in hiOpenWindow

    Category: Custom IC SKILL

    By kkdesbois

    •

    updated over 3 years ago by kkdesbois

    4 replies • 10023 views
  • Discussion

    Label created in an unknown layer

    Category: Custom IC Design

    By delgsy

    •

    updated over 3 years ago by Andrew Beckett

    3 replies • 9698 views
  • Discussion

    Running Spectre simulation and then plotting in ViVA by using system() command from MATLAB

    Category: Custom IC Design

    By RFStuff

    •

    updated over 3 years ago by RFStuff

    6 replies • 11310 views
  • Discussion

    Changing names of multiple nets connected to a unique pin name

    Category: Custom IC Design

    By ud7842

    •

    updated over 3 years ago by Andrew Beckett

    3 replies • 11683 views
  • Suggested Answer

    How to check via is closed by solder mask or not by using Allegre free physical Viewer

    Category: Allegro X PCB Editor

    By HAIO

    •

    updated over 3 years ago by mstaub

    1 replies • 9594 views
  • Discussion

    Clear/close a 'running' ADE-XL

    Category: Custom IC Design

    By TempViator

    •

    updated over 3 years ago by FormerMember

    7 replies • 5019 views
  • Discussion

    inductor LVS and netlisting

    Category: Custom IC Design

    By Karev11

    •

    updated over 3 years ago by Andrew Beckett

    5 replies • 11247 views
  • Discussion

    Keysight ADS schematic into Virtuoso

    Category: Custom IC Design

    By sidm

    •

    updated over 3 years ago by sidm

    2 replies • 10077 views
  • Answered

    Page numbering on Hierarchical blocks

    Category: Allegro X Capture CIS

    By Quist

    •

    updated over 3 years ago by briwei

    6 replies • 18461 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information