• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 175 Points
    • 2
      excellon1
      excellon1 128 Points
    • 3
      bdc66a938f164d
      bdc66a938f164d 103 Points
    • 4
      Aurel B
      Aurel B 92 Points
    • 5
      Elecguy
      Elecguy 75 Points
  • Leaderboard

    • 1
      steve
      steve 17,619 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,211 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Extract Layout tool in Cadence Virtuoso

    Category: Custom IC Design

    By Senan

    •

    updated over 4 years ago by Senan

    2 replies • 12073 views
  • Discussion

    how to set env variable of probe option

    Category: Custom IC Design

    By sjwprcker

    •

    updated over 4 years ago by sjwprcker

    2 replies • 10649 views
  • Discussion

    Off Page Connector Help

    Category: PCB Design

    By JH28

    •

    started over 4 years ago

    0 replies • 10533 views
  • Discussion

    3D step units not changing? MM to inches

    Category: PCB Design

    By Lock2002

    •

    updated over 4 years ago by steve

    1 replies • 9863 views
  • Discussion

    Wrap instances with Fluid Guard Rings (FGR)

    Category: Custom IC SKILL

    By AurelBuche

    •

    updated over 4 years ago by AurelBuche

    2 replies • 12791 views
  • Not Answered

    installation of Orcad 17.4 with download manager

    Category: Allegro X Capture CIS

    By JuriV

    •

    updated over 4 years ago by JuriV

    2 replies • 13059 views
  • Discussion

    Uprevising an old design with non synchronized design rules and no access to old versions of Cadence.

    Category: PCB Design

    By likeabletom

    •

    updated over 4 years ago by jc teyssier

    1 replies • 10428 views
  • Discussion

    UNABLE TO EXPORT PDF (SPMHGE-268): PDF out had errors, use Viewlog to review the log file.

    Category: Allegro X APD

    By intoi

    •

    updated over 4 years ago by intoi

    1 replies • 13110 views
  • Discussion

    Convergence Issues causing simulation to Slowdown while using VerilogA models for a PLL-VCO Loop

    Category: Mixed-Signal Design

    By Kulmani

    •

    updated over 4 years ago by FormerMember

    3 replies • 12826 views
  • Discussion

    Sensitivity analysis in ADE XL

    Category: Mixed-Signal Design

    By Jayanta

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 13925 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information