• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      excellon1
      excellon1 157 Points
    • 2
      masamasa
      masamasa 139 Points
    • 3
      Aurel B
      Aurel B 108 Points
    • 4
      steve
      steve 95 Points
    • 4
      DavidJHutchins
      DavidJHutchins 95 Points
  • Leaderboard

    • 1
      steve
      steve 17,694 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Create VIA bei Mouse Click

    Category: Allegro X PCB Editor

    By JuriV

    •

    updated over 4 years ago by DavidJHutchins

    8 replies • 15667 views
  • Discussion

    Cannot select cline segment

    Category: Allegro X PCB Editor

    By Fredda

    •

    updated over 4 years ago by Fredda

    5 replies • 12984 views
  • Discussion

    [ Liberate ] Cells do not have -extsim_model parameter specified in define_leafcell command

    Category: Custom IC Design

    By iamKarthikBK

    •

    updated over 4 years ago by iamKarthikBK

    34 replies • 21239 views
  • Discussion

    Screenshots of schematic instances

    Category: Custom IC SKILL

    By stetz

    •

    updated over 4 years ago by stetz

    1 replies • 11014 views
  • Discussion

    Identifying Overlapping Vias in PCB Editor

    Category: Allegro X PCB Editor

    By Gipper

    •

    updated over 4 years ago by Gipper

    3 replies • 13444 views
  • Discussion

    error in plotting Y vs Y

    Category: Custom IC Design

    By mmsaad66

    •

    updated over 4 years ago by Andrew Beckett

    3 replies • 11663 views
  • Discussion

    Acces Error Log of vmsUpdateCellViews Command

    Category: Custom IC SKILL

    By FormerMember

    •

    updated over 4 years ago by FormerMember

    2 replies • 4673 views
  • Discussion

    license to run spectre electro-thermal demo

    Category: Custom IC Design

    By jjwwlin

    •

    updated over 4 years ago by Andrew Beckett

    3 replies • 12144 views
  • Discussion

    Genus VHDL 2008 Unconstrained array - Illegal element type for composite type. [VHDLPT-567] [read_hdl]

    Category: Logic Design

    By FlorianP

    •

    updated over 4 years ago by FlorianP

    2 replies • 10714 views
  • Discussion

    Transient noise noise_fmax vs. sampling rate

    Category: Custom IC Design

    By Jere Jarvinen

    •

    updated over 4 years ago by Jere Jarvinen

    2 replies • 12261 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information