Community will be under system maintenance from July 31, 4PM PDT to Saturday August 1, 4PM PDT.

  • Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Rita Fung
      Rita Fung 76 Points
    • 2
      CF202606104231
      CF202606104231 66 Points
    • 3
      Zhifeng Jin
      Zhifeng Jin 60 Points
    • 4
      LogicNet
      LogicNet 41 Points
    • 4
      EnthuEDA
      EnthuEDA 41 Points
  • Leaderboard

    • 1
      steve
      steve 17,894 Points
    • 2
      oldmouldy
      oldmouldy 13,845 Points
    • 3
      eDave
      eDave 10,386 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Including markers and ruler in layout image export

    Category: Custom IC Design

    By AndreyDM

    •

    updated over 5 years ago by quyleanh

    6 replies • 18379 views
  • Discussion

    Error in MNL File

    Category: PCB Design

    By Jignesh Doshi

    •

    updated over 5 years ago by AvengerThanos

    1 replies • 11312 views
  • Discussion

    Get X-value from an expression that plots Frequency vs. Vtune

    Category: Custom IC Design

    By HoWei

    •

    updated over 5 years ago by HoWei

    6 replies • 16973 views
  • Discussion

    Creating a PCB with OrCAD PCB Designer

    Category: Allegro X PCB Editor

    By LSAUGE

    •

    updated over 5 years ago by AvengerThanos

    5 replies • 13911 views
  • Discussion

    How to create DRC marker to find overlapped via on Though pad?

    Category: Allegro X PCB Editor

    By ichliebedich

    •

    updated over 5 years ago by RFinley

    5 replies • 15500 views
  • Discussion

    Need "Least Condition" PCB footprints for 01005 and 0201 (Imperial) parts. Anyone got quality footprints?

    Category: Allegro X PCB Editor

    By CadAce2K

    •

    updated over 5 years ago by CadAce2K

    4 replies • 2393 views
  • Discussion

    Creating Padstack with Varying Drill Holes

    Category: Allegro X PCB Editor

    By sujowens

    •

    updated over 5 years ago by sujowens

    2 replies • 11978 views
  • Discussion

    Can you Store/Recall layer sets in Virtuoso?

    Category: Custom IC Design

    By CADcasualty

    •

    updated over 5 years ago by CADcasualty

    3 replies • 4409 views
  • Discussion

    Allegro 17.4 Help Browser

    Category: PCB Design

    By khobbs23

    •

    updated over 5 years ago by khobbs23

    4 replies • 12872 views
  • Discussion

    Detecting Monte Carlo simulation

    Category: Custom IC SKILL

    By dragank

    •

    updated over 5 years ago by dragank

    4 replies • 12481 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information