• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      masamasa
      masamasa 129 Points
    • 2
      excellon1
      excellon1 127 Points
    • 3
      steve
      steve 100 Points
    • 4
      DavidJHutchins
      DavidJHutchins 90 Points
    • 5
      avant
      avant 76 Points
  • Leaderboard

    • 1
      steve
      steve 17,699 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Built-in aging model in TSMC PDK

    Category: Custom IC Design

    By FormerMember

    •

    updated over 4 years ago by Andrew Beckett

    3 replies • 5087 views
  • Discussion

    ADE XL Monte Carlo analysis: statistical results are not available

    Category: Custom IC Design

    By Mike Tian

    •

    updated over 4 years ago by KhanAmir

    25 replies • 32405 views
  • Discussion

    Pastemask layer Order in cadence 3D view have incremented by 1layer!!

    Category: PCB Design

    By jishu

    •

    updated over 4 years ago by steve

    1 replies • 10549 views
  • Not Answered

    Scaling problem in Cadence

    Category: Allegro X Capture CIS

    By Firas Abdel Ghani

    •

    updated over 4 years ago by Firas Abdel Ghani

    2 replies • 10216 views
  • Discussion

    Reading IC5033 schematic in IC6.1.6 ?

    Category: Custom IC Design

    By Anon481

    •

    updated over 4 years ago by Andrew Beckett

    4 replies • 12060 views
  • Discussion

    Dac verilog ams output FFT plot issue

    Category: Custom IC Design

    By sidm

    •

    updated over 4 years ago by sidm

    9 replies • 14140 views
  • Discussion

    Instancing schematics in veriloga (or any other analog HDL)

    Category: Custom IC Design

    By BillH314

    •

    started over 4 years ago

    0 replies • 10902 views
  • Discussion

    issue with extracted s parameter from EMX intergrand

    Category: Custom IC Design

    By tawsaras

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 11966 views
  • Discussion

    Differences between APD & CDNSIP

    Category: Allegro X APD

    By sidm

    •

    updated over 4 years ago by sidm

    5 replies • 7532 views
  • Discussion

    Search all cells in all libraries for layout instance

    Category: Custom IC SKILL

    By Michael Kolesnik

    •

    updated over 4 years ago by Michael Kolesnik

    2 replies • 13868 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information