• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Hybrid PCB Stackups: Why they matter and how to get them right

    3085 views
    0 replies
    Started 11 months ago
    by Gowtham P
  • Suggested Answer

    Exporting Libraries 0

    9241 views
    9 replies
    Latest 11 months ago
    by Gajendiran
  • Answered

    Iterate occurrences of title blocks 0

    1753 views
    2 replies
    Latest 11 months ago
    by Mhawley1
  • Not Answered

    We value your Input – Help us bridge Forum Content Gaps 0

    957 views
    1 reply
    Latest 11 months ago
    by SolderMonkey
  • Discussion

    Detected Layer-to-Layer Polygons that overlap

    28902 views
    17 replies
    Latest 11 months ago
    by DavidJHutchins
  • Suggested Answer

    Panning acceleration/gearing in 24.1 0

    848 views
    1 reply
    Latest 11 months ago
    by mahimag
  • Suggested Answer

    (Cadence) Allegro Free Physical Viewer - Measure Question 0

    1667 views
    1 reply
    Latest 11 months ago
    by mahimag
  • Not Answered

    Importing parameter file does not change units to mm? 0

    3043 views
    3 replies
    Latest 11 months ago
    by MR20250507523
  • Suggested Answer

    AllegroX QUICKPLACE: how to use "PLACE BY ASSOCIATED COMPONENTS" to get decoupling capacitors of a POWER RAIL 0

    1434 views
    2 replies
    Latest 11 months ago
    by DavidJHutchins
  • Suggested Answer

    Use special characters (superscripts) in Pin names 0

    1755 views
    1 reply
    Latest 11 months ago
    by TechnoBobby
  • Suggested Answer

    Drawing Objects - can't edit 0

    1926 views
    2 replies
    Latest 11 months ago
    by rg13
  • Suggested Answer

    Getting Error ORPSIM-15108 on trying to simulate my project 0

    2725 views
    1 reply
    Latest 11 months ago
    by rg13
  • Discussion

    Package Design Integrity Checks

    6576 views
    2 replies
    Latest 11 months ago
    by LQ202507138522
  • Discussion

    How to copy a cline or routed trace created in APD+ into Allegro PCB Editor

    5483 views
    4 replies
    Latest 11 months ago
    by DavidJHutchins
  • Suggested Answer

    Cannot remove net from Relative Delay match group 0

    8430 views
    2 replies
    Latest 11 months ago
    by lfarg
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information