Cadence Community

Forum - Thread List

Answered

Looking for basic example of TCL commands in System Capture such as adding a component, adding a wire to a pin, adding a netname to the wire, etc 0

7554 views

3 replies

Latest over 1 year ago
by CadAP
Not Answered

Leakage Current 0

3316 views

1 reply

Latest over 1 year ago
by jillashiva
Suggested Answer

pcb db doctor 0

17212 views

12 replies

Latest over 1 year ago
by John T
Suggested Answer

How Can I use skill make_axlPadStackPad to create a Rounded Rectangle pad 0

3964 views

1 reply

Latest over 1 year ago
by CM202502059246
Discussion

How to debug a pcell on PCELL IDE Locked

4716 views

2 replies

Latest over 1 year ago
by dakuang01
Discussion

OrCAD Tip of the Week: Sync changes across hierarchy

8330 views

1 reply

Latest over 1 year ago
by Adam
Discussion

Warning DB-270590: dbHasMatchPointLists is not supported on OpenAccess Locked

3795 views

2 replies

Latest over 1 year ago
by Karam Gh
Not Answered

Altium Import into Allegro 17.40 Problem 0

5057 views

3 replies

Latest over 1 year ago
by luvishis
Answered

Missing data in the stephdr file from ODB++ export +1

4688 views

2 replies

Latest over 1 year ago
by DavidJHutchins
Discussion

2 Tone Test of a LC-VCO and LDO: Best setup to get a reliable Phase Noise simulation Locked

6321 views

1 reply

Latest over 1 year ago
by Tawna
Discussion

*E,CUVUNF - Hierarchical name component lookup failed Locked

7001 views

4 replies

Latest over 1 year ago
by dasheksh
Discussion

Enabling disk-space-check via .cdsinit Locked

3302 views

0 replies

Started over 1 year ago
by HoWei
Discussion

Using deepprobe to see internal extracted nets Locked

6288 views

1 reply

Latest over 1 year ago
by Tawna
Answered

fixed teadrops 0

4133 views

2 replies

Latest over 1 year ago
by masamasa
Answered

How to measure EM port excitations from a subcircuit 0

5108 views

6 replies

Latest over 1 year ago
by Pablo Soto