Cadence Community

Forum - Thread List

Suggested Answer

Set shape transparency for pdf_out export via skill 0

3634 views

5 replies

Latest over 1 year ago
by Ulf K
Answered

STEP-file linking and dumping? 0

2022 views

2 replies

Latest over 1 year ago
by Ulf K
Not Answered

Model ADA4351 - Errors in Model 0

6268 views

6 replies

Latest over 1 year ago
by HIMS
Suggested Answer

Spark and ignition coil driver simulation 0

3099 views

2 replies

Latest over 1 year ago
by HIMS
Answered

Getting Diode Name +1

2748 views

5 replies

Latest over 1 year ago
by CadAP
Discussion

Expand/Contract -> Shape Boundary Segments

4955 views

7 replies

Latest over 1 year ago
by DE202408202727
Discussion

Installscape issue on Rocky linux8/9 and Almalinux 9 Locked

3644 views

3 replies

Latest over 1 year ago
by CB202409064221
Discussion

Virtuoso Schematic shows graphically different values than query Locked

4181 views

2 replies

Latest over 1 year ago
by WRM
Suggested Answer

Db with capture 0

1103 views

1 reply

Latest over 1 year ago
by Jeet
Answered

How to add alternative schematic symbols in the CIS database +1

2339 views

3 replies

Latest over 1 year ago
by Siliconmaster
Discussion

Using ChipWare (CW) Components in Quartus FPGA Builds? Locked

4926 views

0 replies

Started over 1 year ago
by SL202501311657
Discussion

spiceIn using tsg files for symbol creation Locked

3708 views

1 reply

Latest over 1 year ago
by Andrew Beckett
Discussion

"Impact of Using Polygon Function Instead of Rectangle Function in Cadence PCELL" Locked

1811 views

4 replies

Latest over 1 year ago
by Andrew Beckett
Discussion

how to merge a list of pins back into bus<0:7> data<8:15> Locked

1518 views

2 replies

Latest over 1 year ago
by Andrew Beckett
Not Answered

The Host ID/Reference key you entered was not found in our system. 0

1590 views

0 replies

Started over 1 year ago
by ForrestGump