• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Stop an area of a schematic being netlisted. Locked

    12276 views
    4 replies
    Latest over 4 years ago
    by FAwqati
  • Discussion

    Changing multiple pin text names

    17241 views
    6 replies
    Latest over 4 years ago
    by steve
  • Discussion

    Direction of VDD/VSS (inout vs input) Locked

    6007 views
    1 reply
    Latest over 4 years ago
    by Dimo M
  • Discussion

    Innovus hold-time optimization in the presence of synchronizers Locked

    14107 views
    2 replies
    Latest over 4 years ago
    by DusanR
  • Discussion

    How to release the customized function

    8189 views
    2 replies
    Latest over 4 years ago
    by ichliebedich
  • Discussion

    How to add symmetric ground reference via in PCB editor 17.4?

    12393 views
    5 replies
    Latest over 4 years ago
    by RFinley
  • Discussion

    DRC report window disappeared Locked

    12284 views
    1 reply
    Latest over 4 years ago
    by redwire
  • Discussion

    JasperGold SAT solver capacity Locked

    13048 views
    2 replies
    Latest over 4 years ago
    by Ting199708
  • Discussion

    How to increase Cadence Spectre simulation speed? Locked

    11887 views
    0 replies
    Started over 4 years ago
    by birjit
  • Discussion

    How can I assign ground shape 20 mil away from the outline using PCB editor 17.4?

    16150 views
    9 replies
    Latest over 4 years ago
    by frank673
  • Discussion

    Does PNOISE sim of a sample & hold circuit include clock jitter effect? Locked

    5927 views
    6 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    How to exploit annotation browser connectivity for custom cells? Locked

    12412 views
    5 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Variable net name in Virtuoso Locked

    12184 views
    1 reply
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Simulating VAMS + Spectre netlist using xrun Locked

    12196 views
    0 replies
    Started over 4 years ago
    by tpungi
  • Discussion

    Max_tran violation not resolved in INNOVUS Locked

    15665 views
    1 reply
    Latest over 4 years ago
    by Dimo M
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information