• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    DRC Error Marks Locked

    12636 views
    1 reply
    Latest over 5 years ago
    by AvengerThanos
  • Not Answered

    Invisible Power Pins on Parts B, C., . . . in Multiple Package Parts 0

    12668 views
    2 replies
    Latest over 5 years ago
    by Altazi
  • Discussion

    Power Integrity Locked

    12758 views
    1 reply
    Latest over 5 years ago
    by Clarkede
  • Discussion

    How to fix "*WARNING* file /home/Kaveri/CDS.log Malformed Lock-Stake file.", when running virtuoso? Locked

    9178 views
    2 replies
    Latest over 5 years ago
    by Marben
  • Discussion

    Is CDL netlist *.PININFO pin1:O pin2:I pin3:IO property a syntax requirement? Locked

    3206 views
    3 replies
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    VerilogA Locked

    13632 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    spiceText view with AMS OSS netlister Locked

    14547 views
    3 replies
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    Input Capacitance Measurements of Digital Cells in Cadence Liberate Locked

    16981 views
    8 replies
    Latest over 5 years ago
    by anurans
  • Discussion

    Circular Move, for a particular pins Locked

    12740 views
    1 reply
    Latest over 5 years ago
    by steve
  • Discussion

    Virtuoso Schematic Editor: Is there a built-in or SKILL to change name & parameters of multiple instances at the same time? Locked

    3023 views
    3 replies
    Latest over 5 years ago
    by Andrew Beckett
  • Not Answered

    Export to PDF no longer working in Capture CIS 17.2 0

    14629 views
    2 replies
    Latest over 5 years ago
    by AvengerThanos
  • Discussion

    3d-model component

    13051 views
    4 replies
    Latest over 5 years ago
    by cdlep
  • Discussion

    Negative Power Numbers During the Synthesis Over a Custom Cell Library (Liberate) Locked

    15483 views
    2 replies
    Latest over 5 years ago
    by Guangjun Cao
  • Discussion

    Size of the Junction Dot Size Locked

    13172 views
    0 replies
    Started over 5 years ago
    by cstocci
  • Discussion

    How to know function type Locked

    13670 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information