• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • Breakfast Bytes: CDNLive Taiwan Automotive Panel

    Paul McLellan
    Paul McLellan

     cdnlive logo breakfast bytesAt CDNLive in Taiwan in August, there was a record number of attendees, with about 880 customers and partners. There were almost 40 presentations on six different technical tracks, including a wide variety of user-authored presentations addressing all...

    • 4 Oct 2017
  • Whiteboard Wednesdays: Whiteboard Wednesdays - Complexity Optimization of Convolutional Neural Networks: Results

    References4U
    References4U

    In this week’s Whiteboard Wednesdays, Raul Casas, systems architect IP group, discusses the results of Cadence method for complexity reduction of a convolutional neural network.

    https://youtu.be/iN8zwRQMiEo

    • 3 Oct 2017
  • Breakfast Bytes: What's For Breakfast? Video Preview October 9th to 13th 2017

    Paul McLellan
    Paul McLellan

    https://youtu.be/SVVE2vM4L6U

     breakfast bytes logo

    Coming from Alum Rock Park (camera Carey Guo)

    Monday: Conformal Smart LEC

    Tuesday: Grace Hopper Celebrating Women in Computing

    Wednesday: SEMI on China Semiconductor Market

    Thursday: Linley Gwennap on the Processor ...

    • 3 Oct 2017
  • The India Circuit: IoT In Smart Factories, Healthcare, Agriculture and More

    Madhavi Rao
    Madhavi Rao

    Last week’s blog ended with some of the IOT trends that Somshubhro Pal Choudhury, who was a guest speaker at CDNLive India 2017, spoke about during his talk.

    This blog post will look at some of the vertical markets where, according to Som, there...

    • 3 Oct 2017
  • Breakfast Bytes: Scaling Embedded Inference Performance for Deep Learning

    Paul McLellan
    Paul McLellan

     breakfast bytes logoPulin Desai CadenceTomorrow it is the Linley Microprocessor Conference and Pulin Desai of Cadence is one of the presenters this morning. He will be talking about Scaling Embedded Inference Performance for Deep Learning.

    Deep Learning

    Of course, Deep Learning (DL) is one...

    • 3 Oct 2017
  • Breakfast Bytes: AMD's Early Experience with Portable Stimulus

    Paul McLellan
    Paul McLellan

     cdnlive logo breakfast bytesAMD Ryzen CPUPSS is the Accellera Portable Stimulus Standard. Or I should say proposed standard, since it isn't finalized yet. At CDNLive India, Prabhat Gupta of AMD presented First Encounter with Emerging Portable Stimulus Methodology. Of course, since the standard...

    • 2 Oct 2017
  • Learning and Support: Product Page: All Product-Related Information and Knowledge Content in One Place

    MJ Cad
    MJ Cad

    In the past, some of you have expressed the desire to have all the information and content specific to a product at one place. You said it, we did it!

    Now, all you need is choose a product of your choice after logging in at https://support.cadence.c...

    • 30 Sep 2017
  • Verification: When Arm meets Intel – Overcoming the Challenges of Merging Architectures on an SoC to Enable Machine Learning

    Steve Brown
    Steve Brown
    As the stakes for winning server segment market share grow ever higher an increasing number of companies are seeking to grasp the latest Holy Grail of multi-chip coherence. The approach promises to better enable applications such as machine learning,...
    • 29 Sep 2017
  • Breakfast Bytes: Building a Business Model

    Paul McLellan
    Paul McLellan

     breakfast bytes logo

    You know how you sometimes say "the other day" as if it was last week, or maybe the week before, when actually it was several months ago? Well, the other day, I attended a presentation by Garage Technology Ventures on The Art and Science...

    • 29 Sep 2017
  • Breakfast Bytes: SJSU School of Cognitive Science

    Paul McLellan
    Paul McLellan

     breakfast bytes logoJim Hogan is a graduate of San Jose State University. Despite the prestige of Stanford and Berkeley producing a lot of researchers, SJSU is a major resource producing the large cadre of practitioners that Silicon Valley requires. Last week, at SJSU, Jim...

    • 28 Sep 2017
  • The India Circuit: IOT: Are We There Yet?

    Madhavi Rao
    Madhavi Rao

    One of the invited talks that we had at CDNLive was by Somshubhro Pal Choudhury, partner at Bharat Innovations, a startup venture fund aimed at innovative, IP-related startups out of India. Som is actively involved in the IESA’s Internet of Things (IOT...

    • 27 Sep 2017
  • Breakfast Bytes: Machine Learning for Higher Performance Machine Learning

    Paul McLellan
    Paul McLellan

     breakfast bytes logoHOT CHIPS logoThe second day keynote at the recent (well, over a month ago, there's been lots to blog about) HOTCHIPS conference in Cupertino was by Google's Jeff Dean, who heads up the Google Brain Team. He talked on Recent Advances in Artificial Intelligence...

    • 27 Sep 2017
  • Whiteboard Wednesdays: Whiteboard Wednesdays - Complexity Optimization of Convolutional Neural Networks: Overview

    References4U
    References4U

    In this week’s Whiteboard Wednesdays, Raul Casas, systems architect IP group, talks about machine learning moving from servers to the edge where the power consumption budget is critical. Cadence developed a method for reduction of complexity of a convolutional neural network.

    https://youtu.be/kxOzlqh2HbY

    • 26 Sep 2017
  • Breakfast Bytes: What's For Breakfast? Video Preview October 2nd to 6th 2017

    Paul McLellan
    Paul McLellan

    https://youtu.be/uT2vXsXHV6s

     breakfast bytes logo

    Coming from my car (camera Sean)

    Monday: AMD's early experiences with PSS

    Tuesday: Accelerating deep learning with Tensilica

    Wednesday: Jim Hogan at SJSU

    Thursday: EDPS II

    Friday: Decoding Formal Club

    www.breakfastbytes...

    • 26 Sep 2017
  • Verification: Single Core vs. Multi Core: Simulation in Stereo

    XTeam
    XTeam

    Latency simulations are the sworn enemy of the verification schedule. A handful of tests add days to weeks for each regression cycle; and when you add in the fact that they can’t be parallelized like the shorter bandwidth simulations, it gets hard to manage an engineer’s time efficiently. But…

    What if there was a better way?

    Since the olden days of simulation, all of that was true. Bandwidth sims…

    • 26 Sep 2017
  • Breakfast Bytes: SEMI Strategic Materials Conference

    Paul McLellan
    Paul McLellan

     breakfast bytes logoYesterday I wrote about EDPS, which takes place at SEMI. Today, I'm writing about SEMI's Strategic Materials Conference (SMC), which doesn't take place at SEMI but at the Doubletree. A few decades ago, semiconductor manufacturing only used a few elements...

    • 26 Sep 2017
  • Learning and Support: Follow Video-Embedded Troubleshooting Articles for Easier Debugging

    Jasmine
    Jasmine

    Finding a way out of situations is routine in today’s ever changing world—more so in the world of tech. Our problems range from trivial to critical. Mostly, people look for simple solutions that are easy to use. How sometimes a quick note can resolve...

    • 25 Sep 2017
  • Breakfast Bytes: Solving the Design to Manufacturing Problems in Milpitas

    Paul McLellan
    Paul McLellan

     breakfast bytes logoEDPS Logo

    HOT NEWS: In case you missed it, right at the end of last week, British GPU and CPU (MIPS) maker Imagination was brought by Canyon Bridge, Chinese money but run out of Palo Alto. One of the partners is Ray Bingham, who used to be CEO of Cadence (and...

    • 25 Sep 2017
  • Academic Network: EDA Summer Camp—Cadence Taiwan Hosts Top University Students

    Tracy Zhu
    Tracy Zhu

    To help more students majoring in Electronics Engineering increase their understanding of the EDA industry and find their future direction, the EDA group of Graduate Institute of Electronics Engineering of National Taiwan University and the IEEE Council...

    • 24 Sep 2017
  • Verification: Making it Easier to Apply Palladium Z1 to SoC Performance Analysis

    XTeam
    XTeam
    Recently, Renesas combined the Cadence® Interconnect Workbench, the Cadence vManager™ Metric-Driven Signoff Platform, and the Cadence Palladium® Z1 Enterprise Emulation Platform to improve their performance validation flow. They were lo...
    • 23 Sep 2017
  • Analog/Custom Design: The Art of Analog Design: Part 3, Monte Carlo Sampling

    Art3
    Art3

    In Part 2, we looked at Monte Carlo sampling methods. In Part 3, we will consider what happens once Monte Carlo analysis is complete. Of course, we will need to analyze the results, so let’s look at some of the tools for visualizing what the Monte Carlo analysis is trying to show us about the circuit.

    First let’s review the results from the previous blog. The circuit being simulated is a Capacitor D/A Converter…

    • 22 Sep 2017
  • Breakfast Bytes: What's For Breakfast? Video Preview September 25th to 29th 2017

    Paul McLellan
    Paul McLellan

    https://youtu.be/Uubpn09k83U

     breakfast bytes logo

    Coming from Testarossa Winery, Los Gatos (camera Corrie)

    Monday: EDPS

    Tuesday: SEMI Strategic Materials Conference

    Wednesday: Jim Hogan at SJSU

    Thursday: Using Neural Nets to Make Neural Nets

    Friday: Business Models

    ...
    • 22 Sep 2017
  • Analog/Custom Design: Virtuosity: Sweeping Multiple DSPF Views in ADE

    Arja H
    Arja H
    Wouldn't it be great if you could have a view for your DSPF files and sweep them in an ADE session without having to add them as simulation files? Well now you can! You can create a DSPF view just like any other view, schematic, layout, extracted - and this can be easily included in any ADE simulation. You can also combine this with the config sweep feature to enable you to sweep several DSPF views at once. Just make…
    • 22 Sep 2017
  • Breakfast Bytes: Show Me the Money

    Paul McLellan
    Paul McLellan

     breakfast bytes logoI have put out some posts about generic business models and startups. However, if you want some advice that is more EDA-specific, then at DAC a couple of years ago (before I was back at Cadence) Jim Hogan and I did a presentation and Q&A on EDA startups...

    • 22 Sep 2017
  • Breakfast Bytes: Coincidence and Another Record

    Paul McLellan
    Paul McLellan

     breakfast bytes logo

    Record 1

    I recently reached a sort of record that I detailed in my post The 500th Breakfast Bytes Post.

    Record 2

    On my way back from CDNLive Boston, I was in Boston Airport (well, what a surprise). The way United works these days is that they divide...

    • 21 Sep 2017
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information