Community

Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

Analog/Custom Design: Spectre Tech Tips: Spectre Assert and Design Check Overview

Stefan Wuensche

As an analog/mixed-signal designer, verification engineer, or CAD expert, you use Spectre APS for analyzing your designs. Besides performing Spectre simulations to verify that the design works as expected, you may want to check your design for critical device conditions, or typical design problems, such as high impedance nodes, leakage paths, or power consumption problems. This blog provides an overview of the Spectre…
- 28 Mar 2019
Breakfast Bytes: Scaling EDA in the Cloud

Paul McLellan

Last year at DAC, we announced Cadence Cloud (for details see my post cleverly titled Cadence Cloud). Of course, one aspect of the cloud is that it allows you to have as much of everything as you need—if you want 100 SystemVerilog simulat...
- 28 Mar 2019
System, PCB, & Package Design : Join us at CDNLive Silicon Valley 2019

Sigrity

Cadence will kick off this year’s CDNLive worldwide user conference series starting with Silicon Valley on April 2-3 at the Santa Clara Convention Center in Santa Clara, California. The keynote presentations begin at 10:30 a.m. and will includ...
- 27 Mar 2019
Breakfast Bytes: The Ladybird Book of Quantum Mechanics

Paul McLellan

I mentioned in passing in a recent post that when I was helping teach first-year computer science students at the University of Edinburgh, I used to recommend that they bought a copy of The Ladybird Book of the Computer. Since Ladybird books were gen...
- 27 Mar 2019
Whiteboard Wednesdays: Whiteboard Wednesdays - FMCW Radar Receiver Signal Processing Using ConnX B20 DSP

References4U

In this week's Whiteboard Wednesdays video, Ramchandra Dabade talks about FMCW radar receiver processing use case and highlights the relevant ConnX B20 features used for different signal processing blocks of the FMCW radar receiver chain.

https://youtu.be/doaFix2DL_0
- 26 Mar 2019
Breakfast Bytes: 8 Ways to Get the Most out of CDNLive Silicon Valley

Paul McLellan

It's CDNLive! Well, not today, Tuesday and Wednesday, April 2nd and 3rd at the Santa Clara Convention Center. So I have eight things you can do to get the most out of CDNLive and go home with a new addition to your wardrobe. And, if you...
- 26 Mar 2019
Breakfast Bytes: AI Index

Paul McLellan

The 2018 AI Index Report, developed by scientists and researchers in the AI field was recently released. This report uses quantitative data, such as publication counts or mentions of AI, to assess the state of AI today. I've said a couple of...
- 25 Mar 2019
The India Circuit: The Power of 900 Million Voices

Madhavi Rao

The Indian elections are coming up! In just a few weeks, the first of seven phases of polling will start, kicking off the world’s largest exercise in democracy. The numbers are mind-boggling. For example, 900 million Indians are eli...
- 25 Mar 2019
Verification: Concurrent Actions in Specman

teamspecman

Lately we have been asked by several customers about the concurrency options in Specman (some refer to it as “What are the Specman options similar to fork…join?”). Apparently, things that are in Specman for ages are likely to be missed. Therefore, this blog describes Specman concurrent actions (existing for years).

Specman has two actions controlling concurrent execution: all of and first of. Both actions…
- 25 Mar 2019
Breakfast Bytes: Sunday Brunch Video for 24th March 2019

Paul McLellan

https://youtu.be/FFd9mncMANI Made at SEMICON China (camera Tracy Zhu) Monday: The World Wide Web Was Born 30 Years Ago This Month Tuesday: RSA: From Helen Mirren to Tina Fey Wednesday: RSA Cryptographers' Panel Thursday: #learntoco...
- 24 Mar 2019
Breakfast Bytes: RSA: The Director of the FBI

Paul McLellan

Christopher Wray, the current (and the 8th) Director of the FBI, wrapped up the opening keynote session, in discussion with Susan Hennessey of the Brookings Institution. Change Your Facebook Password Today But before I get to that, here's a publi...
- 22 Mar 2019
Verification: NVMe 2019 Developer's Conference: NVMe 1.4 Is Almost Here, and Enterprise and Cloud Adoption Is Poised for Mainstream Adoption

Lana Chan

Unlike previous years, the annual NVM Express Developer’s Conference was held in Fremont instead of San Jose. A well-attended event for the 120+ member consortium, this was a fantastic opportunity for developers to network and discuss new developments and how to keep NVMe simple, fast and scalable.

Robust growth across client, enterprise and cloud segments was shown with data from Forward Insights. With a hockey…
- 21 Mar 2019
System, PCB, & Package Design : Exposing Adaptive EQ in 32 Gbps Receivers

Sigrity

It is no secret that serial link data rates have skyrocketed over the past 15 years or so. What was considered cutting edge back then in the 2.5 – 3.25 Gbps range now appears in stark contrast to the 112Gbps PAM4 technology we see today. Yet t...
- 21 Mar 2019
Breakfast Bytes: #learntocode

Paul McLellan

When a few hundred journalists were laid off recently, there was a lot of activity on Twitter (and probably elsewhere) suggesting that journalists should learn to code. One thing that I've noticed is that journalists are inordinately concerned wi...
- 21 Mar 2019
Breakfast Bytes: RSA Cryptographers' Panel

Paul McLellan

One big highlight of the RSA conference is always The Cryptographers' Panel. This year the panel was: Ronald Rivest, the R of RSA. Whitfield Diffie, legendary cryptographer. Paul Kocher, who discovered both differential power analysis, and one o...
- 20 Mar 2019
Analog/Custom Design: Virtuoso Video Diary: What Makes EM/IR Analysis A Significant Sign-Off Step?

Vani V

This blog describes the EM and IR analyses in Virtuoso ADE as a design sign-off step. It take you to the videos demonstarting the analyses and how to set them up.
- 20 Mar 2019
Whiteboard Wednesdays: Whiteboard Wednesdays - 5G PHY Use Cases on B20

References4U

In this week's Whiteboard Wednesdays video, Rong Chen talks about the 5G use cases and PHY processing and highlights the B20 DSP features which enable efficient control and DSP processing for 5G modem design.

https://youtu.be/TIVHPZr1WVA
- 19 Mar 2019
Analog/Custom Design: Virtuoso IC6.1.8 ISR2 and ICADVM18.1 ISR2 Now Available

Virtuoso Release Team

The IC6.1.8 ISR2 and ICADVM18.1 ISR2 production releases are now available for download.
- 19 Mar 2019
Breakfast Bytes: RSA: From Helen Mirren to Tina Fey

Paul McLellan

The RSA Security Conference that took place in the first week of March was bracketed by two women who don't have much connection to security. The main keynote session on Tuesday morning started with the lights going down, and then the announcer&#...
- 19 Mar 2019
System, PCB, & Package Design : BoardSurfers: Allegro 3D Canvas—Visualize the Board as You Design

Monika

Today’s dense and complex PCB designs require realistic 3D view to investigate the design issues way before they are ready for manufacturing. The complexity of the PCB designs is increasing significantly with time and visualizing all the design components to address electronic and mechanical design issues in a single consistent environment has become a challenge.

To cater to this need Cadence® Allegro® PCB Design…
- 18 Mar 2019
Analog/Custom Design: Virtuosity: Maestro Plotting Templates

Chandrika Durbha

Waveforms, plots, graphs, measurements, markers... are all a part and parcel of any circuit designer’s everyday life. For a regular user of Virtuoso ADE Explorer or Virtuoso ADE Assembler and the ADE waveform window, packaged with IC6.1.6/IC6.1.7 release, it was a common task to redo the measurements on plots every time the plot was refreshed or when a new simulation was set up. How about a feature that lets you save…
- 18 Mar 2019
Breakfast Bytes: The World Wide Web Was Born 30 Years Ago This Month

Paul McLellan

In March 1989 at CERN, a guy called Tim-Berners Lee had an idea about how to get control over the sprawling documentation mess at the organization. CERN is the European Particle Physics Laboratory. The name comes from French, Conseil Europ&eacut...
- 18 Mar 2019
Breakfast Bytes: Sunday Brunch Video for 17th March 2019

Paul McLellan

https://youtu.be/b5eJJcHiOoY Made at Cadence building 9 lobby (camera Sean) Monday: PSA: Americans Will Need Visas for Europe Tuesday: MWC: Voice Enhancement, GPS, Ultrasound, and More Wednesday: Domain-Specific Computing 1: The Dark Ages o...
- 17 Mar 2019
Breakfast Bytes: Domain-Specific Computing 3: Specialized Processors

Paul McLellan

The last two days' posts have looked at the development of general-purpose processors, and why we are now in the age of special-purpose processors, including one particular type, the GPU. Today, I take a look at some of the other aspect...
- 15 Mar 2019
Breakfast Bytes: Domain-Specific Computing 2: The End of the Dark Ages

Paul McLellan

Yesterday looked at how general-purpose computer architecture changed during the period when Moore's Law and Dennard scaling were both working well, and when computer architects were coming up with more and more innovative architectures to get ex...
- 14 Mar 2019

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.