• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • Quantum Machines - Pushing the Boundaries of Quantum Computing

    Corporate News: Quantum Machines - Pushing the Boundaries of Quantum Computing

    Tanushri Shah
    Tanushri Shah
    Quantum computing is opening the door to solving problems beyond the reach of classical computers. Drug development, the discovery of materials, and optimization and simulation are just a few things that can be achieved with quantum computing. Howeve...
    • 1 Jul 2025
  • A Deep Dive into AI-Driven Optimization with WiCkeD: The Optimization Powerhouse

    Analog/Custom Design: A Deep Dive into AI-Driven Optimization with WiCkeD: The Optimization Powerhouse

    Niyati Singh
    Niyati Singh
    Imagine you're training for a marathon. You could try to improve your performance by running every day and adjusting your diet based on how you feel. But what if you had a personal AI coach? This coach: Tracks your performance across different w...
    • 30 Jun 2025
  • Develop the Intelligent Systems of Tomorrow with Cadence Tools

    Academic Network: Develop the Intelligent Systems of Tomorrow with Cadence Tools

    Kira Jones
    Kira Jones
    Set yourself up for success by taking advantage of your access to leading-edge Cadence technology. Access to industry tools enables students to prepare for their professional careers. Outside of the Cadence University Program, which provides universi...
    • 26 Jun 2025
  • Design Smart, Sign Off Smarter: Voltus-XFi for Transistor-Level Power Signoff

    Analog/Custom Design: Design Smart, Sign Off Smarter: Voltus-XFi for Transistor-Level Power Signoff

    Sree Parvathy
    Sree Parvathy

    Imagine you've just built your dream home. You’ve double-checked the plumbing, inspected the wiring, and everything feels perfect. But as you’re about to move in, you find leaks in the plumbing and sparks flying from the wiring. It's a nightmare scenario, right? This is exactly what happens to engineers when they face power integrity issues late in the design cycle. These aren't just backend problems—they're design-time…

    • 25 Jun 2025
  • Webinar coming up on migrating Allegro DEHDL projects to System Capture

    System, PCB, & Package Design : Training Insights: Migrating from Allegro DE-HDL to Allegro X System Capture

    AsadMakandar
    AsadMakandar
    Explore the strategic and technical benefits of transitioning to Allegro X System Capture, the next-generation schematic entry application from Cadence, in a free technical training webinar on July 24. This webinar will be led by Cadence Training Le...
    • 24 Jun 2025
  • GenAI-Powered ASK AI Assistant Now Live on Cadence ASK Portal

    Learning and Support: GenAI-Powered ASK AI Assistant Now Live on Cadence ASK Portal

    Sachin Nagpal
    Sachin Nagpal
    You might remember the blog about the GenAI Feature on Cadence ASK that we published a couple of months ago. Today, we would like to share some more exciting news as our enhanced AI Assistant is now live! ASK AI Assistant uses adv...
    • 23 Jun 2025
  • PCB Design Workflow Using Sigrity X for Signal and Power Integrity Analysis

    System, PCB, & Package Design : PCB Design Workflow Using Sigrity X for Signal and Power Integrity Analysis

    MSATeam
    MSATeam

    Jasmine Vital Muniz, Electrical Engineer, OLogic, Inc.

    While many electronic design companies can standardize on a single vendor workflow for PCB design, not all can. OLogic, Inc., a Silicon Valley consulting group specializing in robotics, IoT, and consumer electronics, must be flexible in the tools they use to design PCBs because some clients require the use of a specific design tool. At CadenceLIVE 2025, Jasmine Vital…

    • 23 Jun 2025
  • Redefining SoC Design: The Shift to Secure Chiplet-Based Architectures

    SoC and IP: Redefining SoC Design: The Shift to Secure Chiplet-Based Architectures

    Moshiko Emmer
    Moshiko Emmer

    The semiconductor industry is undergoing a paradigm shift from monolithic system-on-chip (SoC) architectures to modular, chiplet-based designs. This transformation is driven by escalating design complexity, soaring fabrication costs, and the relentless pursuit of efficiency. However, as chiplet adoption accelerates, security becomes a critical concern, requiring robust measures to protect data, intellectual property …

    • 23 Jun 2025
  • Cadence Launches Cache-Coherent HiFi 5s SMP for Next-Gen Audio Applications

    Corporate News: Cadence Launches Cache-Coherent HiFi 5s SMP for Next-Gen Audio Applications

    Corporate
    Corporate
    Next-generation consumer and automotive audio is becoming increasingly sophisticated, and market drivers such as generative AI-based audio processing, immersive soundscapes, and advanced infotainment in software-defined vehicles demand stepped-up au...
    • 19 Jun 2025
  • Cadence Welcomes VLAB Works

    Verification: Cadence Welcomes VLAB Works

    Corporate
    Corporate

    Cadence welcomes VLAB Works, a division of Australian Semiconductor Technology Corporation (ASTC) and a renowned leader in virtual platforms. The VLAB Works team provides an ultra-high-performance Virtual Development Environment (VDE) and an extensive catalog of virtual fast models.

    The addition of this highly talented team and technology builds upon the existing multi-year Cadence and ASTC partnership, which integrated…

    • 19 Jun 2025
  • AWR Knowledge Base

    RF Engineering: Empowering RF Power: Must-See Video Series for AWR Users!

    PratigyaM
    PratigyaM
    Calling all AWR Microwave and RF designers—getting the most out of your tools just got easier (and faster)! We’re thrilled to launch a 3-part video web series for Cadence AWR Microwave/RF Design designed to help you master the use of the ...
    • 18 Jun 2025
  • Cadence Customers Share Experiences with Revolutionary PCB Design Methodology

    System, PCB, & Package Design : Cadence Customers Share Experiences with Revolutionary PCB Design Methodology

    MSATeam
    MSATeam

    PCB design teams are often caught in a repetitive cycle of design and simulation with multiple iterations to meet PCB design constraints. At CadenceLIVE Silicon Valley 2025, Cadence customers Priya Boopalan of ZF, a global technology company supplying advanced mobility products and systems for passenger cars, commercial vehicles and industrial technology, and Gopichandran Annadurai of Formfactor Inc., a leading provider…

    • 16 Jun 2025
  • Accelerating Innovation: The SolarCar at Virginia Tech Team

    Academic Network: Accelerating Innovation: The SolarCar at Virginia Tech Team

    Kira Jones
    Kira Jones
    At a time when sustainability and innovation are beautifully coming together, the SolarCar at Virginia Tech team shines brightly as a testament to the power of collaboration, engineering talent, and a deep commitment to renewable energy. This enthusi...
    • 16 Jun 2025
  • Cadence Leads the Way at PCI-SIG DevCon 2025 with Groundbreaking PCIe 7.0 Demos

    SoC and IP: Cadence Leads the Way at PCI-SIG DevCon 2025 with Groundbreaking PCIe 7.0 Demos

    Joe C
    Joe C

    As we move through 2025, the momentum generated by Cadence continues to energize the PCIe ecosystem. At the 2025 PCI-SIG Developer's Conference in Santa Clara, CA, Cadence delivered a commanding presence with industry-first demonstrations, deep technical insights, and a complete IP solution for PCIe 7.0 tailored for the demands of HPC and AI.

    128 GT/s PCIe 7.0 Optical Demo

    Cadence demonstrated a stable and high-performance…

    • 16 Jun 2025
  • Analog and Digital IC Design Flows: The Past, Present, and Future of Electronics

    Learning and Support: Analog and Digital IC Design Flows: The Past, Present, and Future of Electronics

    P Saisrinivas
    P Saisrinivas
    Curious to see how your IC design skills (Analog/Digital) stack up—or where to level up next? Dive in and discover your roadmap to becoming an IC design pro in this blog - This blog post dives into the distinct design flows of Analog and Digital Integrated Circuits (ICs), outlining the key stages and tools used in each stage in detail. Whether you're working on transistor-level designs, block-level designs, and SoC-level…
    • 16 Jun 2025
  • Elevate Your EDA Skills: Achieve Unmatched PPA with Genus Synthesis Solution

    Digital Design: Elevate Your EDA Skills: Achieve Unmatched PPA with Genus Synthesis Solution

    Neha Joshi
    Neha Joshi

    As the electronic design automation (EDA) landscape continues to evolve, the importance of efficient and effective synthesis has grown exponentially. With the increasing complexity of modern system-on-chips (SoCs), design teams face significant challenges in achieving optimal power, performance, and area (PPA) results. In this context, the Cadence Genus Synthesis Solution has emerged as a game-changer, helping designers…

    • 16 Jun 2025
  • Discover Cadence Community Forums Resources for Tcl Scripting

    System, PCB, & Package Design : Discover Cadence Community Forums Resources for Tcl Scripting

    Renu Vibha
    Renu Vibha
    In the world of PCB design and IC packaging, automation is key to enhancing productivity and ensuring precision. Allegro X tools from Cadence offer extensive scripting capabilities through Tcl (Tool Command Language). This blog post guides you throug...
    • 12 Jun 2025
  • Cadence and PCI Express 7.0

    Corporate News: Driving the Future of High-Speed Computing with PCIe 7.0 Innovation

    Corporate
    Corporate
    Escalating compute processing demands from generative and agentic AI applications have spurred a massive AI infrastructure buildout, and the need for faster and more efficient data transfer capabilities has never been greater. Protocol standards and...
    • 11 Jun 2025
  • Introducing Cadence Cerebrus AI Studio

    Digital Design: Transforming Chip Design with Cadence Cerebrus AI Studio

    Sean Kobayashi
    Sean Kobayashi

    Cadence Cerebrus AI Studio

    Cadence is transforming chip design with the launch of Cadence Cerebrus® AI Studio, the industry's first agentic AI, multi-block, multi-user design platform. This cutting-edge solution accelerates system-on-chip (SoC) design by 5 – 10X while achieving unparalleled power, performance, and area (PPA) gains. Built to empower engineers with intelligent workflows and advanced data analytics, Cadence Cerebrus AI Studio…

    • 11 Jun 2025
  • ケイデンスのエージェント型AIがSoC/システム・エンジニアリングの時間を数ヶ月短縮

    Cadence Japan: ケイデンスのエージェント型AIがSoC/システム・エンジニアリングの時間を数ヶ月短縮

    Cadence Japan
    Cadence Japan
    最新のSoC設計の複雑さに対応するにあたり、AIを活用したチップ設計は必要不可欠となっています。設計に活用するエージェント型AIの段階、ケイデンスの関連製品などについては、こちらをご覧ください。
    • 5 Jun 2025
  • Time-of-Flight Decoding with Tensilica Vision DSPs - AI's Role in ToF Decoding

    SoC and IP: Time-of-Flight Decoding with Tensilica Vision DSPs - AI's Role in ToF Decoding

    SriramK
    SriramK

    In our previous blog, we discussed the fundamentals of time-of-flight (ToF) technology, including the signal processing requirements for pre-processing and decoding ToF sensor data. We also examined how Tensilica Vision DSPs meet the computational demands while ensuring energy efficiency. In case you missed it, here's the link to the previous post.

    Building on that, today we will examine how artificial intelligence…

    • 5 Jun 2025
  • Insights from the Verification Software Track at CadenceLIVE Silicon Valley 2025

    Verification: Insights from the Verification Software Track at CadenceLIVE Silicon Valley 2025

    RobbieOSullivan
    RobbieOSullivan
    Earlier this month, I had the opportunity to attend CadenceLIVE Silicon Valley 2025, a premier event that brings together semiconductor and systems innovators to share how they are leveraging Cadence tools to drive design excellence. Among the m...
    • 5 Jun 2025
  • Cadence Giving Foundation Awards 25 First-Generation Scholarships

    Life at Cadence: Cadence Giving Foundation Awards 25 First-Generation Scholarships

    Ryan Robello
    Ryan Robello
    Congratulations to the recipients of the 2025-2026 Cadence First-Generation Student Scholarship! As we look toward the future of innovation and the technology industry, it's essential for the next generation to be ready to contribute to an ever-...
    • 4 Jun 2025
  • Cadence Training at CadenceLIVE Silicon Valley 2025

    Learning and Support: Cadence Training at CadenceLIVE Silicon Valley 2025

    ErinGrant
    ErinGrant
    CadenceLIVE Silicon Valley 2025, recently held at the Santa Clara Convention Center, brought together industry leaders, technologists, and innovators to explore the future of electronic design and intelligent systems. The event showcased groundbreaki...
    • 4 Jun 2025
  • Arm Zena CSS – Accelerating Chiplet-Based SoC Design for AI-Defined Vehicles

    SoC and IP: Arm Zena CSS – Accelerating Chiplet-Based SoC Design for AI-Defined Vehicles

    Robert
    Robert

    Cadence is collaborating with Arm on their groundbreaking first-generation compute subsystems (CSS) for automotive, Arm® Zena™ CSS. This partnership marks a significant milestone in the automotive industry, enabling the realization of software-defined vehicles (SDVs) as they incorporate more AI-defined features to meet driver demands. Leveraging Zena CSS, combined with Cadence’s automotive chiplet and IP solutions…

    • 4 Jun 2025
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information