Cadence Community

What Is COM /JCOM Channel Compliance All About?

By Team Sigrity | 13 Jun 2018

In today’s world of double-digit gigabit-per-second data rates it is imperative that engineers properly design and characterize their system to meet standards compliance. This sounds simple enough but actually simulating a high-speed ser...

0 Comments

TAGS:

SI | JCOM | Channel Operating Margin (COM) | COM/JCOM | JCOM channel compliance | COM | Channel Operating Margin | signal integrity | SystemSI
Designing a PCB in Harmony with Your 3D Extraction Expert

By Team Sigrity | 4 Jun 2018

You know who we are talking about. The guy in the corner with all the PhDs hanging in his/her office. Everyone goes to Mr/Ms. 3D-Expert to get their 3D structures analyzed. He/She knows all the bells and whistles and can make a tool...

0 Comments

TAGS:

SI | 3D EM | High Speed Structure Optimization | 3D EM HSSO | 3D EM High Speed Structure Optimizer | signal integrity | 3D | HSSO | Sigrity | System Serial Link | Allegro
Power-Aware SI DDR4 Simulation: You Have a Choice!

By Team Sigrity | 10 May 2018

Simultaneous switching noise (SSN) caused by simultaneous switching outputs (SSO) has been a hot topic for decades in signal integrity (SI) circles (see figure to the right). Some claim only a SPICE simulation using transistor-level models can...

0 Comments

TAGS:

Speed2000 | DDR4 | FDTD | power-aware | SystemSI | SSN
SI Methodology for Multi-Gigabit Serial Link Interfaces (8 of 8)

By Team Sigrity | 24 Apr 2018

Automated Compliance Checking With detailed post-layout interconnect in place, and the IBIS-AMI models properly executing, attention can turn to compliance checking for the specific interface of interest, which is PCI Express Gen 4 in our example. Ea...

0 Comments

TAGS:

Serial link analysis | SI | IBIS-AMI | PCIe | signal integrity | Compliance Checking | SerDes | Sigrity
Some Don't Like It Hot: Thermal Model Exchange

By Team Sigrity | 28 Mar 2018

Engineers today are faced with complex as well rapid design changes that require multiple design tools to work in conjunction with others. Both the MCAD and ECAD eco-systems have addressed this with their own neutral file format such as SAT, IGES, I...

0 Comments

TAGS:

CFD | neutral file format | electrical-thermal co-simulation | Sigrity | thermal | PowerDC
Thermal Analysis of Package/PCB Systems: Challenges and Solutions

By Team Sigrity | 9 Mar 2018

More and more package/PCB system designs are requiring thermal analysis. Power dissipation is a critical issue in package/PCB systems design which requires careful consideration of the thermal and electrical domains. To better understand therma...

0 Comments

TAGS:

PCB | PI | power integrity | Voltus | electrical-thermal co-simulation | thermal | PowerDC
SI Methodology for Multi-Gigabit Serial Link Interfaces (7 of 8)

By Team Sigrity | 22 Feb 2018

Backchannel Training Another capability related to equalization adaptation is backchannel training. Many high speed serial link protocols enable the SerDes receiver to evaluate the signal quality of training patterns sent by the transmitter, decide i...

0 Comments

TAGS:

Serial link analysis | IBIS-AMI | PCIe | signal integrity | Backchannel | Sigrity
SI Methodology for Multi-Gigabit Serial Link Interfaces (6 of 8)

By Team Sigrity | 8 Feb 2018

Simulating with IBIS-AMI Models By this point in the process, the SerDes component suppliers should have provided any missing IBIS-AMI models, which should be updated in your simulation testbench if they exist and are available. Now the focus shifts ...

0 Comments

TAGS:

Serial link analysis | SI | Multi-Gigabit | IBIS-AMI | PCIe | signal integrity | SerDes | Sigrity
Designing Data Bus with DDR5 Technology Today? Yes, It Is Possible!

By Team Sigrity | 18 Jan 2018

Many system designers have been working with DDR4 RAM components in the past couple years and using them in system designs. With product demands of increasing performance and decreasing power budget, expectations for faster memory devices neve...

0 Comments

TAGS:

ddr5 | AMI | Memory interface | IBIS | IBIS-AMI | DDR | Sigrity
Improve High-Speed Serial Link Design with IBIS-AMI Backchannel Simulation

By Team Sigrity | 18 Jan 2018

As signal integrity engineers, we know adaptive equalization is used in today’s multi-gigabit serial links to combat the effects of inter-symbol interference (ISI) due to a bandlimited channel. But how are we currently simulating this, especial...

0 Comments

TAGS:

Serial link analysis | Backchannel Simulation | IBIS-AMI | SerDes | Sigrity | SystemSI
SI Methodology for Multi-Gigabit Serial Link Interfaces (5 of 8)

By Team Sigrity | 11 Jan 2018

Efficient Interconnect Extraction Once physical layout is complete, (or at least the serial link differential pairs of interest are routed), post-layout verification can take place. One decision to make is to decide what bandwidth to use for the extr...

0 Comments

TAGS:

Serial link analysis | SI | Multi-Gigabit | Interconnect Extraction | IBIS-AMI | signal integrity | SerDes | Sigrity
SI Methodology for Multi-Gigabit Serial Link Interfaces (4 of 8)

By Team Sigrity | 4 Jan 2018

Enabling Constraint-Driven Design With the pre-layout testbench built, populated with relevant models, and producing realistic simulation results, it is time to get constraints in place to drive and control the physical layout of the serial link. Thi...

0 Comments

TAGS:

Serial link analysis | SI | Constraint Driven Design | Multi-Gigabit | PCIe | signal integrity | Sigrity
SI Methodology for Multi-Gigabit Serial Link Interfaces (3 of 8)

By Team Sigrity | 3 Jan 2018

IBIS-AMI Modeling With initial PCB trace and via models in place for our hypothetical PCI Express Gen 4 serial link, the remaining missing piece is for an IBIS-AMI model of the transmitter, with “AMI” standing for Algorithmic Model Interf...

0 Comments

TAGS:

Serial link analysis | SI | Multi-Gigabit | IBIS-AMI | PCIe | signal integrity | SerDes | Sigrity
A Peek into the Future of Signal Integrity with Artificial Neural Networks

By Team Sigrity | 21 Nov 2017

Imagine how great life could be if computers or robots can do all our tedious work and we get to enjoy life and work on the things that are meaningful to us, i.e. the first figure on our left. These aspirations are definitely the goals of many ...

0 Comments

TAGS:

PCB | EPEPS | DDR4 | deep learning | adaptive equalizers | ANN | Artificial Neural Networks | neurons | activation function | training | coefficients | machine learning | signal integrity | DDR | Sigrity | backchannel propagation | SystemSI
How to Be Sure Your PCB Design Is Protected from ESD Events

By Team Sigrity | 8 Nov 2017

One way to determine if your design can withstand an electro-static discharge (ESD) event is to test it in the lab with an ESD gun. It might work. But it might not. If it does not, it is going to be a time consuming and expensive process to find a way...

0 Comments

TAGS:

Time domain | Speed2000 | FDTD | Sigrity | ESD
SI Methodology for Multi-Gigabit Serial Link Interfaces (2 of 8)

By Team Sigrity | 26 Oct 2017

Let’s assume that we are working on a PCI Express Gen 4 serial link, running at 16Gbps. Let’s also assume that we were able to obtain models for the AC coupling caps, packages, and connectors from your suppliers, as well as an IBIS-AMI model for your...

0 Comments

TAGS:

Serial link analysis | signal integrity | Sigrity
Signal Integrity Methodology for Multi-Gigabit Serial Link Interfaces (1 of 8)

By Team Sigrity | 25 Oct 2017

As data rates for serial link interfaces such as PCI Express ® (PCIe ® ) Gen 4 move into the double-digit gigabit transfer rates, device modeling, interconnect modeling, and analysis methodologies must continue to evolve to address the shrinking...

0 Comments

TAGS:

Serial link analysis | SI | Multi-Gigabit | IBIS-AMI | PCIe | signal integrity | SerDes | Sigrity
Back in the Black with a Team-Based AC/DC Power Integrity Design and Analysis Methodology

By Team Sigrity | 29 Aug 2017

We hear from a lot of customers. Whether it’s asking for help using our IR drop analysis or AC analysis technology, how to improve PCB design processes, or optimizing decoupling capacitor usage, we hear a variety of issues that are driving our efforts...

0 Comments

TAGS:

PDN | power integrity | PowerTree | Sigrity | Power Deliver Network | Allegro
How Your PCB Design Team Can Become Your Dream Team for Power Integrity

By Team Sigrity | 24 May 2017

Cadence’s Sigrity team speaks to a lot of power integrity tool users. Experts in both DC analysis and AC analysis are constantly collaborating with us. A couple of years ago, a group of engineers from Cisco came to our CDNLive event in Silicon...

0 Comments

TAGS:

PCB | PI | PDN | power integrity | Layout | Sigrity | simulation | Schematic
Why is Power Integrity Hot (or is it Cool)?

By Team Sigrity | 2 Mar 2017

When designing next-generation products, the common theme is "faster, smaller, cheaper". When that is combined with longer battery life and lower power consumption requirements, the design challenges can be daunting. And one thing you know...

1 Comments

TAGS:

power integrity | electrical-thermal co-simulation | Sigrity | thermal
How to Tailor Your PCB and IC Package Modeling With "Cut and Stitch" to Generate Great Models 10 Times Faster

By Team Sigrity | 8 Dec 2016

As an experienced SI expert, you likely apply multiple solvers and simulators to accomplish your high-speed design tasks; from abstract circuit simulation to detailed 3D EM analysis. And quite often, you lean towards applying the most detailed and computationally...

0 Comments

TAGS:

3D full wave extraction | cut and stitch | signal integrity | serial link compliance | SerDes | Sigrity | PowerSI
Why SerDes Signaling Is Trending Towards PAM Encoded Signals

By Team Sigrity | 16 Nov 2016

What’s the difference between NRZ, PAM-3 and PAM-4? Here are three graphs that clearly show you the differences: Graph 1: NRZ, waveform, eye diagram Graph 2: PAM-3, waveform, eye diagram Graph 3: PAM-4, waveform, eye diagram What’s the...

0 Comments

TAGS:

Serial link analysis | PAM-4 | Sigrity | PAM-3
How to Address the Challenges of Serial Link Design and Analysis

By Team Sigrity | 3 Nov 2016

What is a serial link? It's an interface where data is serialized for high-speed data transmission. Serial data gets transferred from transmitter equalizer (serializer) to receiver equalizer (de-serializer). These are also known as "SerDes" components...

0 Comments

TAGS:

Serial link analysis | PCB | SI | IBIS-AMI | signal integrity | Sigrity | High Speed design | Allegro
How PCB Design Teams Can Signoff on a Predictable Schedule by Finding Signal Integrity Problems Before PCB Is Routed

By Team Sigrity | 27 Oct 2016

Sigrity Tech Tips Series A major challenge for PCB design teams is how to assure on schedule signoff without driving the designers crazy to design -> route -> re-route over and over again as signal integrity engineers find problems and request...

0 Comments

TAGS:

PCB | pre-route analyzing | signal integrity | Sigrity | Allegro
Welcome to the Signal Integrity and Power Integrity Community

By Team Sigrity | 11 Oct 2016

This is your resource for all things regarding Signal Integrity and Power Integrity solutions for PCB and IC Packaging. In these blogs, we'll focus on: Introducing new solutions and features Tech Tips Industry insights User experience exchange Event...

0 Comments

TAGS:

PCB | SI | PI | IC Package | power integrity | signal integrity

Signal and Power Integrity (PCB/IC Packaging) Blogs