• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Not Answered

    Problems with OrCAD X and livebom 0

    4750 views
    1 reply
    Latest over 1 year ago
    by John T
  • Discussion

    EVM and constellation of mixer Locked

    6690 views
    2 replies
    Latest over 1 year ago
    by aissusDZ
  • Discussion

    Automatically force user out of a license which he has checked out Locked

    4344 views
    0 replies
    Started over 1 year ago
    by DeyanLevski
  • Discussion

    Adjust timing requirements of nets with delay tune in OrCAD X Presto

    1130 views
    0 replies
    Started over 1 year ago
    by aniju
  • Discussion

    enterBox() used to option form Locked

    4410 views
    0 replies
    Started over 1 year ago
    by Yush
  • Discussion

    BEOL_STACK choice visible for Pegasus LVS run, but not DRC Locked

    4666 views
    0 replies
    Started over 1 year ago
    by Saumeek
  • Discussion

    leHiStitchToLayer - two vias instead of one? Locked

    1034 views
    2 replies
    Latest over 1 year ago
    by caver456
  • Discussion

    Could anyone explain PSS+PAC simulation result of sampling circuit Locked

    2224 views
    2 replies
    Latest over 1 year ago
    by fvoisin
  • Answered

    Access ORCAD command window using windows command prompt +1

    9661 views
    2 replies
    Latest over 1 year ago
    by CadAP
  • Discussion

    Pegasus DRC Run fails Locked

    6056 views
    2 replies
    Latest over 1 year ago
    by RobMan
  • Not Answered

    Change the name of a group of similar nets 0

    5473 views
    2 replies
    Latest over 1 year ago
    by jc teyssier
  • Not Answered

    Matched group - Analyze choses wrong pin pair target 0

    3619 views
    7 replies
    Latest over 1 year ago
    by jc teyssier
  • Not Answered

    Set up intersecting BOM variants in Capture CIS? 0

    3641 views
    1 reply
    Latest over 1 year ago
    by Robert Finley
  • Discussion

    Floorplanning Problems in Mixed-Signal Design with Digital Block Pins Optimization Locked

    4458 views
    0 replies
    Started over 1 year ago
    by Layouter5338
  • Discussion

    ADE Schemetic simulation will not auto re-netlist Verilog-A Module Locked

    5237 views
    3 replies
    Latest over 1 year ago
    by Frank Wiedmann
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information