• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Creating power\ground pins for digital modules Locked

    7853 views
    4 replies
    Latest over 3 years ago
    by albertsilver
  • Discussion

    The temperature difference between simulation results of Celsius and PowerDC tool

    6671 views
    0 replies
    Started over 3 years ago
    by SimTech
  • Discussion

    When ddGetObj is used for a constraint file, it appears to do more than just getting the object Locked

    8647 views
    0 replies
    Started over 3 years ago
    by Byron Caloz
  • Discussion

    Genus Synthesis not preserving register for sequential logic with pragma. Locked

    11256 views
    0 replies
    Started over 3 years ago
    by RichaV
  • Discussion

    Donut Pad with Allegro Padstack Editor

    11584 views
    2 replies
    Latest over 3 years ago
    by geda
  • Discussion

    synthesizing Verilog code in Cadence Virtuoso Locked

    11263 views
    2 replies
    Latest over 3 years ago
    by Senan
  • Discussion

    Issue with simulating Verilog Functional view Locked

    10361 views
    2 replies
    Latest over 3 years ago
    by AmarDas
  • Not Answered

    Port De-Embedding in Clarity3DLayout & Clarity 3DWorkbench 0

    2325 views
    1 reply
    Latest over 3 years ago
    by groverborme
  • Suggested Answer

    Box around SubCircuits 0

    7946 views
    1 reply
    Latest over 3 years ago
    by Diego cmre
  • Discussion

    "Direction" of EEnet connection points? Locked

    2559 views
    1 reply
    Latest over 3 years ago
    by drdanmc
  • Not Answered

    Problem with "Unused pad suppression" and plane connection 0

    4229 views
    3 replies
    Latest over 3 years ago
    by steve
  • Discussion

    Sigrity – Tip of the week: Creation of layer Stackup in XcitePI tool

    7108 views
    0 replies
    Started over 3 years ago
    by SimTech
  • Discussion

    Cellview generation from VHDL code in cadence 618 Locked

    11666 views
    5 replies
    Latest over 3 years ago
    by rovin
  • Not Answered

    Vias in Hatched copper fills 0

    9214 views
    1 reply
    Latest over 3 years ago
    by RFinley
  • Discussion

    .csv output in spectre Locked

    13760 views
    11 replies
    Latest over 3 years ago
    by HTTb
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information