• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      KS202606109251
      KS202606109251 85 Points
    • 2
      AC202503109020
      AC202503109020 70 Points
    • 3
      HP20260601263
      HP20260601263 50 Points
    • 4
      FK202606088435
      FK202606088435 42 Points
    • 5
      RM202605273230
      RM202605273230 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,869 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Files missing in packaged directory,

    Category: PCB Design

    By Crispy

    •

    started over 12 years ago

    0 replies • 14496 views
  • Discussion

    set_max_delay attribute

    Category: Digital Implementation

    By cosmokramer

    •

    started over 12 years ago

    0 replies • 14777 views
  • Discussion

    ODB++

    Category: PCB Design

    By OLY29

    •

    updated over 12 years ago by steve

    1 replies • 14259 views
  • Discussion

    Concept HDL Net list Importing error in VLCT RASP HIP cadence 16.6 PCB

    Category: PCB Design

    By yuvarajvolt

    •

    updated over 12 years ago by Johan J

    3 replies • 15316 views
  • Discussion

    Whats the difference between IES and IUS in cadence?

    Category: Functional Verification

    By Prabhu I

    •

    updated over 12 years ago by aflex

    1 replies • 21073 views
  • Discussion

    Help on CONFORMAL LEC flow using Synopsys's Design Compiler netlist

    Category: Logic Design

    By Rafeeq2129

    •

    updated over 12 years ago by tstark

    12 replies • 21567 views
  • Discussion

    conformal_lec 12.0

    Category: Logic Design

    By Indira S

    •

    updated over 12 years ago by tstark

    1 replies • 14977 views
  • Discussion

    Cant alias this bindkey command

    Category: Custom IC SKILL

    By howardhaoracle

    •

    updated over 12 years ago by howardhaoracle

    2 replies • 14918 views
  • Discussion

    Procedural interface for Virtuoso schematic navigator

    Category: Custom IC SKILL

    By PSOORYA

    •

    updated over 12 years ago by PSOORYA

    2 replies • 15625 views
  • Discussion

    external_driver_input_slew VS set_input_transition

    Category: Digital Implementation

    By Kabal

    •

    updated over 12 years ago by gops

    1 replies • 14833 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information