• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      excellon1
      excellon1 152 Points
    • 2
      masamasa
      masamasa 129 Points
    • 3
      steve
      steve 100 Points
    • 3
      DavidJHutchins
      DavidJHutchins 100 Points
    • 5
      DG202504226528
      DG202504226528 91 Points
  • Leaderboard

    • 1
      steve
      steve 17,699 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Suggested Answer

    Application mode-shape edit -not working

    Category: Allegro X PCB Editor

    By Lock2002

    •

    updated over 2 years ago by Lock2002

    8 replies • 3358 views
  • Answered

    Extracting Parasitic RLC on Cadence APD+

    Category: Allegro X APD

    By APDCloud

    •

    updated over 2 years ago by TCHA

    1 replies • 8155 views
  • Discussion

    Allegro – Tip of the week: How to enable hyperlinks for X-Y coordinates in your reports

    Category: Allegro X PCB Editor

    By SaiPavanl

    •

    started over 2 years ago

    0 replies • 6400 views
  • Discussion

    importing pspice model

    Category: Custom IC Design

    By Ganzi

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 6231 views
  • Answered

    Removing VG DRC

    Category: Allegro X PCB Editor

    By JITHINDEV

    •

    updated over 2 years ago by TCHA

    5 replies • 7971 views
  • Discussion

    Fine/Marine solver crash

    Category: Marine

    By Halder

    •

    updated over 2 years ago by Benoit Mallol

    15 replies • 9867 views
  • Answered

    Can a group of nets be forced onto specific layers with CM?

    Category: Allegro X PCB Editor

    By Byron365

    •

    updated over 2 years ago by Byron365

    2 replies • 6336 views
  • Suggested Answer

    Combine Part Groups in Part manager?

    Category: Allegro X Capture CIS

    By FilipSwe

    •

    updated over 2 years ago by steve

    1 replies • 4834 views
  • Answered

    ERROR(ORPSIM-16578): PSpice A/D Basics does not support TLine device. To simulate this device model, upgrade to a higher license.

    Category: PSpice

    By SergeyM

    •

    updated over 2 years ago by oldmouldy

    1 replies • 2425 views
  • Discussion

    How do you manage large pin count parts?

    Category: Allegro X System Capture (EE Cockpit)

    By Krishnadas

    •

    updated over 2 years ago by shark0175

    2 replies • 5586 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information