• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      masamasa
      masamasa 139 Points
    • 2
      excellon1
      excellon1 127 Points
    • 3
      steve
      steve 105 Points
    • 4
      DavidJHutchins
      DavidJHutchins 80 Points
    • 5
      avant
      avant 76 Points
  • Leaderboard

    • 1
      steve
      steve 17,704 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Clicking simulate in topology editer in Sigrity SI, getting this error: relocation error: /tool/eda/apps/cadenceSIGRITY/22.10.400/tools/bin/ssiviewer.exe: symbol VariantClear, version libmfc400s.so not defined in file libmfc400s.so with link time reference

    Category: Sigrity

    By GCSR

    •

    updated over 2 years ago by GCSR

    5 replies • 2802 views
  • Answered

    How to load symbol libraries at startup

    Category: Allegro X Capture CIS

    By cineboxandrew

    •

    updated over 2 years ago by rg13

    3 replies • 7186 views
  • Not Answered

    Device and System Modeling in C/C++

    Category: PSpice

    By GulDuz

    •

    updated over 2 years ago by Klaus Kragelund

    5 replies • 3929 views
  • Discussion

    ADE-XL Mismatch Monte-Carlo Simulation Issues

    Category: Custom IC Design

    By jsillman

    •

    updated over 2 years ago by jsillman

    2 replies • 9237 views
  • Discussion

    i want to read (2 dimensional array) , not only the first line

    Category: Custom IC Design

    By Hagar Hendy

    •

    updated over 2 years ago by Hagar Hendy

    13 replies • 10486 views
  • Discussion

    unable to simulate VHDL record constant assignment through component port

    Category: Functional Verification

    By Hunen

    •

    updated over 2 years ago by tpylant

    3 replies • 8126 views
  • Discussion

    SystemVerilog nettype and resolution function in Virtuoso schematic hierarchy

    Category: Mixed-Signal Design

    By HoWei

    •

    updated over 2 years ago by VatcheSouvalian

    5 replies • 11773 views
  • Suggested Answer

    OrCAD 17.4 Online DRC ORCAP-2434 poping up for ALL symbols.

    Category: Allegro X Capture CIS

    By sinking

    •

    updated over 2 years ago by rg13

    1 replies • 8001 views
  • Discussion

    How to limit the size of cyclic filed in skill

    Category: Custom IC SKILL

    By shane park

    •

    updated over 2 years ago by AurelBuche

    6 replies • 8572 views
  • Discussion

    Copy CDF between pcells, callback fails in copy

    Category: Custom IC SKILL

    By RVERP

    •

    updated over 2 years ago by RVERP

    2 replies • 7490 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information