Custom IC Design

Latest Posts

Discussion

Simulating OpenAcess design using spectre

Category: Custom IC Design

By frasheed

$usertype
•
updated over 11 years ago by theopaone

1 replies • 13327 views
Discussion

QRC extraction without LVS first

Category: Custom IC Design

By MoMiner1870

$usertype
•
updated over 11 years ago by MoMiner1870

9 replies • 17759 views
Discussion

Unable to use rmsNoise function

Category: Custom IC Design

By Deepansh

$usertype
•
updated over 11 years ago by Deepansh

2 replies • 15325 views
Discussion

How to extract parameters in cadence?

Category: Custom IC Design

By usercad

$usertype
•
updated over 11 years ago by Andrew Beckett

4 replies • 15570 views
Discussion

functions in spectre assert expression

Category: Custom IC Design

By RobinCommander

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14353 views
Discussion

Electromigration/IR drop (EMIR)

Category: Custom IC Design

By TFTIC

$usertype
•
updated over 11 years ago by TFTIC

2 replies • 9922 views
Discussion

NCF (netlist compiled functions) equivalent for bsources

Category: Custom IC Design

By fgarcia

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 13776 views
Discussion

Display a custom message while hovering the mouse over a particaluar instance in schematic

Category: Custom IC Design

By loboveena

$usertype
•
updated over 11 years ago by loboveena

2 replies • 14860 views
Discussion

Sawtooth Wave Generator

Category: Custom IC Design

By Pyroblast

$usertype
•
started over 11 years ago

0 replies • 14637 views
Discussion

Compile veriloga file

Category: Custom IC Design

By radiowaves

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 15445 views
Discussion

GPDK045 DRC soft check error with GIOLIB045 pads

Category: Custom IC Design

By MoMiner1870

$usertype
•
updated over 11 years ago by Quek

8 replies • 20615 views
Discussion

Resistance Hysteresis plot of Magnetic Tunneling Junction (MTJ) in ADE- CADENCE- Virtuoso

Category: Custom IC Design

By AkashUB

$usertype
•
started over 11 years ago

0 replies • 816 views
Discussion

Automatic 2-graph creation with ADE-L, for currents and voltages

Category: Custom IC Design

By MacDagan

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14138 views
Discussion

How to mark net in Virtuoso Using FinFet technology with Cut layers.

Category: Custom IC Design

By Ronen Cohen

$usertype
•
started over 11 years ago

0 replies • 13545 views
Discussion

OSSHNL ERROR 514 and 287

Category: Custom IC Design

By PeteK

$usertype
•
updated over 11 years ago by PeteK

2 replies • 20448 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.