Custom IC Design

Latest Posts

Discussion

Many globals with its own voltage

Category: Custom IC Design

By StreamCX

$usertype
•
updated over 13 years ago by Andrew Beckett

3 replies • 5495 views
Discussion

saving operating point parameters

Category: Custom IC Design

By soathana

$usertype
•
updated over 13 years ago by soathana

2 replies • 13903 views
Discussion

Practical limit to the number of elements in a vector port in VerilogA

Category: Custom IC Design

By Herge

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 13057 views
Discussion

How to use Tcl command to get expression value from a AMS simulation?

Category: Custom IC Design

By greatqs

$usertype
•
updated over 13 years ago by Andrew Beckett

6 replies • 17899 views
Discussion

2011 Models for TSMC RF90NM

Category: Custom IC Design

By JustinTaylor86

$usertype
•
updated over 13 years ago by Andrew Beckett

8 replies • 15044 views
Discussion

out-of-context probing

Category: Custom IC Design

By BradW

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 14179 views
Discussion

Virtuoso does not save certain nodes during transient simulation

Category: Custom IC Design

By Wonyoung

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 14820 views
Discussion

Custom Netlisting in ADE

Category: Custom IC Design

By GaneshShamnur

$usertype
•
updated over 13 years ago by Andrew Beckett

4 replies • 13356 views
Discussion

save data from outputs

Category: Custom IC Design

By surreyian

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 13464 views
Discussion

Undo pcell

Category: Custom IC Design

By RVERP

$usertype
•
updated over 13 years ago by RVERP

2 replies • 13659 views
Discussion

Parasitic devices/probes in the schematic --> How to fix the layout connectivity (flightlines) in VXL?

Category: Custom IC Design

By Wim Verhaegen

$usertype
•
updated over 13 years ago by Wim Verhaegen

4 replies • 2007 views
Discussion

how to activate/deactivate a component during a simulation

Category: Custom IC Design

By wighou

$usertype
•
updated over 13 years ago by Andrew Beckett

4 replies • 5805 views
Discussion

schematic and symbol pcells?

Category: Custom IC Design

By archive

$usertype
•
updated over 13 years ago by JaneCA

1 replies • 12999 views
Discussion

Generating LEF from layout view

Category: Custom IC Design

By BraveHeart

$usertype
•
updated over 13 years ago by Quek

1 replies • 17632 views
Discussion

is it possible to run LVS when the layout and schematic are in different library?

Category: Custom IC Design

By llobak

$usertype
•
updated over 13 years ago by narendra046

5 replies • 15223 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.