Custom IC Design

Latest Posts

Discussion

==create Netlist fail for modified av Extracted view==

Category: Custom IC Design

By tomchen

$usertype
•
updated over 10 years ago by Andrew Beckett

2 replies • 15140 views
Discussion

Substrate extraction

Category: Custom IC Design

By Rade

$usertype
•
updated over 10 years ago by fielddev

5 replies • 17114 views
Discussion

Questions on Verilog-XL structural schematic bottom-up flow

Category: Custom IC Design

By Lynks

$usertype
•
started over 10 years ago

0 replies • 13454 views
Discussion

LVS versus physical Verilog from Encounter, Power Node Mismatch

Category: Custom IC Design

By Kabal

$usertype
•
updated over 10 years ago by Hypnus

6 replies • 17638 views
Discussion

Problem Photodiode modelling in Verilog-A

Category: Custom IC Design

By papy07

$usertype
•
updated over 10 years ago by ahmdd

5 replies • 16836 views
Discussion

Replacing Via1 to Via2 per Bindkey in IC5.1

Category: Custom IC Design

By Laur9

$usertype
•
updated over 10 years ago by Guruprasad S

11 replies • 19790 views
Discussion

Digital Pot: MOS as a logic switch

Category: Custom IC Design

By ctayers

$usertype
•
updated over 10 years ago by ctayers

5 replies • 16879 views
Discussion

Schematic and layout with multiple power pins

Category: Custom IC Design

By naveiitb

$usertype
•
updated over 10 years ago by naveiitb

4 replies • 20863 views
Discussion

Warnings for Breakdowns, not suppressing.

Category: Custom IC Design

By MarkGr15

$usertype
•
updated over 10 years ago by Andrew Beckett

4 replies • 17876 views
Discussion

How to make MIM cap model LVS clean

Category: Custom IC Design

By Casp

$usertype
•
updated over 10 years ago by Quek

1 replies • 14961 views
Discussion

Assura DRC errors - UMC 90nm

Category: Custom IC Design

By GURU M

$usertype
•
updated over 10 years ago by Quek

5 replies • 6761 views
Discussion

Problem with Simulation

Category: Custom IC Design

By tianyvonne

$usertype
•
updated over 10 years ago by NCTUEEDSTUDENT

1 replies • 14747 views
Discussion

Editing the displayed floating Annotated DC Node Voltages

Category: Custom IC Design

By dyanna

$usertype
•
updated over 10 years ago by dyanna

2 replies • 16517 views
Discussion

How to Model Frequency to Voltage Converter(FVC) with Verilog-A?

Category: Custom IC Design

By Teem

$usertype
•
updated over 10 years ago by Quek

1 replies • 2001 views
Discussion

Looking for IP resource

Category: Custom IC Design

By pyohayo

$usertype
•
updated over 10 years ago by Quek

1 replies • 13607 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.