Custom IC Design

Latest Posts

Discussion

analog-mixed signal simulation with verilog-a vhdl and circuit components

Category: Custom IC Design

By Zitty

$usertype
•
updated over 13 years ago by Zitty

4 replies • 15377 views
Discussion

mmsim61

Category: Custom IC Design

By wighou

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 12859 views
Discussion

How to Find content of Bonding Box.

Category: Custom IC Design

By ShrikantTI

$usertype
•
updated over 13 years ago by ShrikantTI

2 replies • 13287 views
Discussion

How to simulate full custom digital circuit digitally in virtuoso(spectre)

Category: Custom IC Design

By wenxuzhao

$usertype
•
updated over 13 years ago by Andrew Beckett

6 replies • 5192 views
Discussion

Parallel Monte Carlo runs using AMS?

Category: Custom IC Design

By aakhavan

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 13544 views
Discussion

Error during ASSURA parasitic extraction.

Category: Custom IC Design

By RAO VINAY

$usertype
•
updated over 13 years ago by Quek

1 replies • 13380 views
Discussion

skill to detect ADEXL options

Category: Custom IC Design

By ejm20

$usertype
•
updated over 13 years ago by Michael85

38 replies • 27119 views
Discussion

"cannot be found in the switched master of the instance" error during netlist

Category: Custom IC Design

By yayla

$usertype
•
updated over 13 years ago by yayla

2 replies • 6492 views
Discussion

Drawing with Viva

Category: Custom IC Design

By BradW

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 14683 views
Discussion

IC6.14, Issues with Hierarchy in schematics

Category: Custom IC Design

By Kabal

$usertype
•
updated over 13 years ago by Kabal

2 replies • 14715 views
Discussion

IBM_PDK 7RF, IC6.14, Extraction of circuit

Category: Custom IC Design

By Kabal

$usertype
•
updated over 13 years ago by Kabal

5 replies • 13799 views
Discussion

Problem with cdsdoc (version2.1) of hotfix IC 5141

Category: Custom IC Design

By RAO VINAY

$usertype
•
updated over 13 years ago by RAO VINAY

6 replies • 14899 views
Discussion

How transient operating point is calculated in cadence

Category: Custom IC Design

By prashu

$usertype
•
updated over 13 years ago by imagesensor123

27 replies • 33193 views
Discussion

mapping logical libraries in AMS Designer (VHDL)

Category: Custom IC Design

By FedericoPI

$usertype
•
updated over 13 years ago by FedericoPI

7 replies • 17013 views
Discussion

how to simulate device noise when the circuit has chopping block

Category: Custom IC Design

By kunmingcai

$usertype
•
updated over 13 years ago by Andrew Beckett

3 replies • 14759 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.