Custom IC Design

Latest Posts

Discussion

VerilogAMS Connect Rules not Found

Category: Custom IC Design

By cwallace

$usertype
•
started over 11 years ago

0 replies • 14447 views
Discussion

maximum current supported by NPN transistor

Category: Custom IC Design

By zizo2012

$usertype
•
updated over 11 years ago by theopaone

1 replies • 14369 views
Discussion

Unusual Input Referred Noise Characteristic

Category: Custom IC Design

By Deepansh

$usertype
•
updated over 11 years ago by Deepansh

3 replies • 15778 views
Discussion

Simulating OpenAcess design using spectre

Category: Custom IC Design

By frasheed

$usertype
•
updated over 11 years ago by theopaone

1 replies • 13449 views
Discussion

QRC extraction without LVS first

Category: Custom IC Design

By MoMiner1870

$usertype
•
updated over 11 years ago by MoMiner1870

9 replies • 17964 views
Discussion

Unable to use rmsNoise function

Category: Custom IC Design

By Deepansh

$usertype
•
updated over 11 years ago by Deepansh

2 replies • 15471 views
Discussion

How to extract parameters in cadence?

Category: Custom IC Design

By usercad

$usertype
•
updated over 11 years ago by Andrew Beckett

4 replies • 15721 views
Discussion

functions in spectre assert expression

Category: Custom IC Design

By RobinCommander

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14483 views
Discussion

Electromigration/IR drop (EMIR)

Category: Custom IC Design

By TFTIC

$usertype
•
updated over 11 years ago by TFTIC

2 replies • 10005 views
Discussion

NCF (netlist compiled functions) equivalent for bsources

Category: Custom IC Design

By fgarcia

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 13903 views
Discussion

Display a custom message while hovering the mouse over a particaluar instance in schematic

Category: Custom IC Design

By loboveena

$usertype
•
updated over 11 years ago by loboveena

2 replies • 15008 views
Discussion

Sawtooth Wave Generator

Category: Custom IC Design

By Pyroblast

$usertype
•
started over 11 years ago

0 replies • 14784 views
Discussion

Compile veriloga file

Category: Custom IC Design

By radiowaves

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 15577 views
Discussion

GPDK045 DRC soft check error with GIOLIB045 pads

Category: Custom IC Design

By MoMiner1870

$usertype
•
updated over 11 years ago by Quek

8 replies • 20860 views
Discussion

Resistance Hysteresis plot of Magnetic Tunneling Junction (MTJ) in ADE- CADENCE- Virtuoso

Category: Custom IC Design

By AkashUB

$usertype
•
started over 11 years ago

0 replies • 822 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.