Custom IC Design

Latest Posts

Discussion

Copying pins from one layout to another

Category: Custom IC Design

By EX202502205821

$usertype
•
started 8 months ago

0 replies • 1722 views
Discussion

ERROR (ASSEMBLER-2220): SQL pragma "legacy_file_format" with value "ON" could not be applied

Category: Custom IC Design

By Alessadnro

$usertype
•
updated 8 months ago by Andrew Beckett

3 replies • 778 views
Discussion

Viva XL Graph result different from schematic result

Category: Custom IC Design

By RA20250218276

$usertype
•
updated 8 months ago by Andrew Beckett

5 replies • 2513 views
Discussion

Issue with Spectre Simulation in ADE Explorer (Virtuoso IC23.1-64b.ISR11.29)

Category: Custom IC Design

By BR202502181318

$usertype
•
updated 8 months ago by Alonso Schmidt

3 replies • 2821 views
Discussion

Enhancing Layer Visibility Control with Middle Mouse Button Click

Category: Custom IC Design

By HarishGottapu

$usertype
•
updated 8 months ago by Andrew Beckett

1 replies • 1836 views
Discussion

transient noise

Category: Custom IC Design

By Nalaeg

$usertype
•
updated 8 months ago by Andrew Beckett

2 replies • 2186 views
Discussion

how to create a via in pcell?

Category: Custom IC Design

By TZ20240722725

$usertype
•
started 8 months ago

0 replies • 1773 views
Discussion

Passing Global Variable to Matlab function

Category: Custom IC Design

By eyalg

$usertype
•
started 8 months ago

0 replies • 1732 views
Discussion

Inductor in Cadence Virtuoso

Category: Custom IC Design

By Nalaeg

$usertype
•
updated 8 months ago by Nalaeg

3 replies • 3012 views
Discussion

Where to Find the Script That Defines Default Corner Settings in a New Maestro View?

Category: Custom IC Design

By baltaci

$usertype
•
updated 8 months ago by Andrew Beckett

1 replies • 2073 views
Discussion

SPICEIN for importing netlisting with pPar expressions

Category: Custom IC Design

By PSKR

$usertype
•
updated 8 months ago by Andrew Beckett

1 replies • 2216 views
Discussion

Metric Prefix

Category: Custom IC Design

By samirc

$usertype
•
updated 8 months ago by Andrew Beckett

1 replies • 2019 views
Discussion

Open Design in Assembler Test can cause overwriting of the design

Category: Custom IC Design

By StephanWeber

$usertype
•
updated 8 months ago by StephanWeber

4 replies • 2244 views
Discussion

veriloga error between spectre and ams

Category: Custom IC Design

By SimhanAnalog

$usertype
•
updated 8 months ago by SimhanAnalog

4 replies • 2679 views
Discussion

sampled PAC transfer function to discrete step response

Category: Custom IC Design

By david73

$usertype
•
started 8 months ago

0 replies • 1831 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.