Functional Verification

Latest Posts

Discussion

AXI eVC: How to set a master agent to be read-only

Category: Functional Verification

By renvill
•
updated over 16 years ago by Hilmar

1 replies • 13087 views
Discussion

Unresolved adapter error: ERR_DID_NOT_FIND_ADAPTER

Category: Functional Verification

By random
•
updated over 16 years ago by random

1 replies • 13311 views
Discussion

How to probe a signal in verilog and VHDL.

Category: Functional Verification

By stanleyao
•
updated over 16 years ago by stanleyao

4 replies • 20339 views
Discussion

ICCR coverage, ignore/cover parts of design

Category: Functional Verification

By sitanshu
•
updated over 16 years ago by Mickey

1 replies • 1181 views
Discussion

merging code coverage from different design databases

Category: Functional Verification

By perezi
•
updated over 16 years ago by nlin

1 replies • 19533 views
Discussion

Async signal assetions

Category: Functional Verification

By SVA1
•
updated over 16 years ago by JoergM

1 replies • 13034 views
Discussion

gnu subdir is missing in IUS82/tools/SystemC/lib and .../lib/64bit

Category: Functional Verification

By NJSH
•
updated over 16 years ago by NJSH

2 replies • 969 views
Discussion

IUS82s12 is very slow !

Category: Functional Verification

By duckfly
•
updated over 16 years ago by Adam Sherer

1 replies • 642 views
Discussion

Instance handeling during simulation

Category: Functional Verification

By WorkMan
•
updated over 16 years ago by asedehi99

1 replies • 12982 views
Discussion

Disable Statements in NCVLOG

Category: Functional Verification

By anshman
•
updated over 16 years ago by asedehi99

5 replies • 14535 views
Discussion

regardin "posedge clk iff rst == 0 " in system verilog

Category: Functional Verification

By onkarkk
•
updated over 16 years ago by onkarkk

4 replies • 3925 views
Discussion

electromigration check

Category: Functional Verification

By depp
•
updated over 16 years ago by tpylant

1 replies • 13501 views
Discussion

About Cadence Software tool

Category: Functional Verification

By SekarC
•
updated over 16 years ago by tpylant

2 replies • 13765 views
Discussion

print to text file :

Category: Functional Verification

By archive
•
updated over 16 years ago by tpylant

3 replies • 14144 views
Discussion

ncvlog: *E,RIMPCD: error reading implicit cds.lib

Category: Functional Verification

By AshVarma
•
updated over 16 years ago by AshVarma

4 replies • 2531 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.