Functional Verification

Latest Posts

Discussion

SV: How to name an unnamed block

Category: Functional Verification

By SysTom

$usertype
•
updated over 4 years ago by Brats

6 replies • 27533 views
Discussion

xmsim/BSSXCD = The element count of bit-stream has reached to a value that can cross the integer range in case anymore element gets added to bit-stream

Category: Functional Verification

By Nandeesha

$usertype
•
updated over 4 years ago by muffi

1 replies • 2627 views
Discussion

probe tcl syntax to save variables inside automatic tasks in systemverilog

Category: Functional Verification

By dtodorov

$usertype
•
updated over 4 years ago by StephenH

2 replies • 15324 views
Discussion

Fresh Incisive installation using IScape

Category: Functional Verification

By musazal

$usertype
•
updated over 4 years ago by musazal

4 replies • 13808 views
Discussion

Simvision: xmsim: *E,TRRANGEC: range constraint violation

Category: Functional Verification

By quantumion

$usertype
•
updated over 4 years ago by StephenH

1 replies • 4639 views
Discussion

Print only the file name and exclude file path getting printed in the log file

Category: Functional Verification

By vijey

$usertype
•
updated over 4 years ago by StephenH

1 replies • 12465 views
Discussion

Running SVA for a VHDL design (binding method)

Category: Functional Verification

By quantumion

$usertype
•
updated over 4 years ago by StephenH

2 replies • 15025 views
Discussion

Crossbararray in Veriloga with for loop

Category: Functional Verification

By ZipppyDoctor

$usertype
•
started over 4 years ago

0 replies • 11060 views
Discussion

How to use variable array in laplace_nd function?

Category: Functional Verification

By bikram94

$usertype
•
started over 4 years ago

0 replies • 11814 views
Discussion

convert analog bit to signed decimal with analog bits

Category: Functional Verification

By abdurrahman0234

$usertype
•
started over 4 years ago

0 replies • 11059 views
Discussion

convert bus sıgnal

Category: Functional Verification

By abdurrahman0234

$usertype
•
started over 4 years ago

0 replies • 912 views
Discussion

SEC RTL vs Gatelevel

Category: Functional Verification

By Linux

$usertype
•
updated over 4 years ago by ckomar

1 replies • 12012 views
Discussion

license search order in Xcelium

Category: Functional Verification

By Mugurel

$usertype
•
updated over 4 years ago by Mugurel

2 replies • 15892 views
Discussion

How to avoid rounding during the force of a real variable

Category: Functional Verification

By dumetrijus

$usertype
•
started over 4 years ago

0 replies • 12452 views
Discussion

JasperGold SAT solver capacity

Category: Functional Verification

By Ting199708

$usertype
•
updated over 4 years ago by Ting199708

2 replies • 13403 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.