• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    IUS82s12 is very slow !

    Category: Functional Verification

    By duckfly

    •

    updated over 17 years ago by Adam Sherer

    1 replies • 903 views
  • Discussion

    Instance handeling during simulation

    Category: Functional Verification

    By WorkMan

    •

    updated over 17 years ago by asedehi99

    1 replies • 14718 views
  • Discussion

    Disable Statements in NCVLOG

    Category: Functional Verification

    By anshman

    •

    updated over 17 years ago by asedehi99

    5 replies • 16879 views
  • Discussion

    regardin "posedge clk iff rst == 0 " in system verilog

    Category: Functional Verification

    By onkarkk

    •

    updated over 17 years ago by onkarkk

    4 replies • 4879 views
  • Discussion

    electromigration check

    Category: Functional Verification

    By depp

    •

    updated over 17 years ago by tpylant

    1 replies • 15364 views
  • Discussion

    About Cadence Software tool

    Category: Functional Verification

    By SekarC

    •

    updated over 17 years ago by tpylant

    2 replies • 15890 views
  • Discussion

    print to text file :

    Category: Functional Verification

    By archive

    •

    updated over 17 years ago by tpylant

    3 replies • 16258 views
  • Discussion

    ncvlog: *E,RIMPCD: error reading implicit cds.lib

    Category: Functional Verification

    By AshVarma

    •

    updated over 17 years ago by AshVarma

    4 replies • 3227 views
  • Discussion

    Internal Error on IUS8.2-b003

    Category: Functional Verification

    By Neetha

    •

    updated over 17 years ago by StephenH

    1 replies • 14727 views
  • Discussion

    PSL equivalent for SVA action block

    Category: Functional Verification

    By Arturi

    •

    updated over 17 years ago by Arturi

    2 replies • 15206 views
  • Discussion

    Help needed in using transaction recording specman

    Category: Functional Verification

    By nagaraba

    •

    updated over 17 years ago by StephenH

    3 replies • 16146 views
  • Discussion

    Automatic Loading of SKILL code into Composer or Virtuoso

    Category: Functional Verification

    By 1960CadGuy

    •

    updated over 17 years ago by 1960CadGuy

    1 replies • 14908 views
  • Discussion

    system verilog compilation with verilog files

    Category: Functional Verification

    By anshman

    •

    updated over 17 years ago by tpylant

    3 replies • 21525 views
  • Discussion

    vr_ad documentation

    Category: Functional Verification

    By Walker

    •

    updated over 17 years ago by StephenH

    1 replies • 15349 views
  • Discussion

    ncshell : sytemc to verilog

    Category: Functional Verification

    By Alok Sharma

    •

    updated over 17 years ago by sedehigmail

    1 replies • 14660 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information