• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    got an error while compiling VMM

    Category: Functional Verification

    By x man

    •

    updated over 17 years ago by sedehigmail

    1 replies • 15326 views
  • Discussion

    Systemverilog issues are not covered by Cadence.

    Category: Functional Verification

    By Eduardo Briao

    •

    updated over 17 years ago by sedehigmail

    2 replies • 17077 views
  • Discussion

    Inherit in PSL for VUNIT (IFV verification)

    Category: Functional Verification

    By alexlop

    •

    updated over 17 years ago by alexlop

    2 replies • 16098 views
  • Discussion

    Division Problem

    Category: Functional Verification

    By karlsmartin

    •

    updated over 17 years ago by karlsmartin

    4 replies • 19874 views
  • Discussion

    IUS 6.11 USR3 - worklib is not updated after compiling

    Category: Functional Verification

    By haikom

    •

    updated over 17 years ago by haikom

    1 replies • 1221 views
  • Discussion

    Help me finger out what is T POINT R?

    Category: Functional Verification

    By dzanh

    •

    updated over 17 years ago by oldmouldy

    1 replies • 15840 views
  • Discussion

    PSPICE diode model parameters

    Category: Functional Verification

    By Paul T

    •

    updated over 17 years ago by dezurtrat

    2 replies • 17105 views
  • Discussion

    OCEAN script Problem

    Category: Functional Verification

    By stevenLiu

    •

    updated over 17 years ago by skillUser

    5 replies • 16648 views
  • Discussion

    Specman variable for accessing current seed

    Category: Functional Verification

    By SpecMAN INFANT

    •

    updated over 17 years ago by SpecMAN INFANT

    2 replies • 15398 views
  • Discussion

    Calling sequence form Test case

    Category: Functional Verification

    By SpecMAN INFANT

    •

    updated over 17 years ago by Hilmar

    1 replies • 14742 views
  • Discussion

    Using irun : Compiling header files for systemc

    Category: Functional Verification

    By Alok Sharma

    •

    updated over 17 years ago by Shalom B

    1 replies • 15674 views
  • Discussion

    regarding e ports

    Category: Functional Verification

    By onkarkk

    •

    updated over 17 years ago by Avi Farjoun

    7 replies • 16899 views
  • Discussion

    code coverage

    Category: Functional Verification

    By liorr

    •

    updated over 17 years ago by usercadence

    3 replies • 15755 views
  • Discussion

    regarding PSL

    Category: Functional Verification

    By onkarkk

    •

    updated over 17 years ago by onkarkk

    2 replies • 15126 views
  • Discussion

    implicit events in system verilog

    Category: Functional Verification

    By BMURALI

    •

    updated over 17 years ago by StephenH

    1 replies • 15259 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information