Functional Verification

Latest Posts

Discussion

analysis type "static" not recognized by simulator

Category: Functional Verification

By aaron do

$usertype
•
started over 16 years ago

0 replies • 554 views
Discussion

Issue of using already compiled library in IUS-8.2

Category: Functional Verification

By Shunty

$usertype
•
updated over 16 years ago by Hilmar

1 replies • 15348 views
Discussion

writebn_sn

Category: Functional Verification

By SpecMAN INFANT

$usertype
•
updated over 16 years ago by Hilmar

1 replies • 14015 views
Discussion

Transaction tracing in simvision

Category: Functional Verification

By Joep Boonstra

$usertype
•
updated over 16 years ago by vmotel

3 replies • 16051 views
Discussion

irun (ncsim) without waveform

Category: Functional Verification

By sorel789

$usertype
•
updated over 16 years ago by Games people

8 replies • 19177 views
Discussion

SystemVerilog queue of classes

Category: Functional Verification

By flanter

$usertype
•
updated over 16 years ago by flanter

2 replies • 23556 views
Discussion

Can simvision tell me call-history of a (non-class based) Verilog-task/function?

Category: Functional Verification

By cubicle82

$usertype
•
started over 16 years ago

0 replies • 842 views
Discussion

End of Test Mechanism

Category: Functional Verification

By MVSI

$usertype
•
updated over 16 years ago by Hilmar

1 replies • 14058 views
Discussion

verilog divider

Category: Functional Verification

By andyandy

$usertype
•
updated over 16 years ago by Shalom B

1 replies • 14588 views
Discussion

Clock Generation in NC-VHDL & NC-VERILOG

Category: Functional Verification

By murali418

$usertype
•
updated over 16 years ago by murali418

2 replies • 2759 views
Discussion

how to instantiate verilog module in vhdl top level

Category: Functional Verification

By SUBBHAREDDY

$usertype
•
updated over 16 years ago by Hilmar

1 replies • 18590 views
Discussion

writing EVC

Category: Functional Verification

By onkarkk

$usertype
•
updated over 16 years ago by onkarkk

2 replies • 14516 views
Discussion

automation of testcases

Category: Functional Verification

By onkarkk

$usertype
•
updated over 16 years ago by onkarkk

6 replies • 16118 views
Discussion

ncsim +gui debugging and breakpoints on system-tasks/functions?

Category: Functional Verification

By cubicle82

$usertype
•
updated over 16 years ago by tpylant

2 replies • 6444 views
Discussion

String concatenation

Category: Functional Verification

By SpecMAN INFANT

$usertype
•
updated over 16 years ago by StephenH

7 replies • 21008 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.