• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Type Narrowing

    Category: Functional Verification

    By MVSI

    •

    updated over 17 years ago by StephenH

    1 replies • 14686 views
  • Discussion

    analysis type "static" not recognized by simulator

    Category: Functional Verification

    By aaron do

    •

    started over 17 years ago

    0 replies • 665 views
  • Discussion

    Issue of using already compiled library in IUS-8.2

    Category: Functional Verification

    By Shunty

    •

    updated over 17 years ago by Hilmar

    1 replies • 16068 views
  • Discussion

    writebn_sn

    Category: Functional Verification

    By SpecMAN INFANT

    •

    updated over 17 years ago by Hilmar

    1 replies • 14675 views
  • Discussion

    Transaction tracing in simvision

    Category: Functional Verification

    By Joep Boonstra

    •

    updated over 17 years ago by vmotel

    3 replies • 16985 views
  • Discussion

    irun (ncsim) without waveform

    Category: Functional Verification

    By sorel789

    •

    updated over 17 years ago by Games people

    8 replies • 20496 views
  • Discussion

    SystemVerilog queue of classes

    Category: Functional Verification

    By flanter

    •

    updated over 17 years ago by flanter

    2 replies • 24870 views
  • Discussion

    Can simvision tell me call-history of a (non-class based) Verilog-task/function?

    Category: Functional Verification

    By cubicle82

    •

    started over 17 years ago

    0 replies • 971 views
  • Discussion

    End of Test Mechanism

    Category: Functional Verification

    By MVSI

    •

    updated over 17 years ago by Hilmar

    1 replies • 14741 views
  • Discussion

    verilog divider

    Category: Functional Verification

    By andyandy

    •

    updated over 17 years ago by Shalom B

    1 replies • 15268 views
  • Discussion

    Clock Generation in NC-VHDL & NC-VERILOG

    Category: Functional Verification

    By murali418

    •

    updated over 17 years ago by murali418

    2 replies • 3035 views
  • Discussion

    how to instantiate verilog module in vhdl top level

    Category: Functional Verification

    By SUBBHAREDDY

    •

    updated over 17 years ago by Hilmar

    1 replies • 19390 views
  • Discussion

    writing EVC

    Category: Functional Verification

    By onkarkk

    •

    updated over 17 years ago by onkarkk

    2 replies • 15250 views
  • Discussion

    automation of testcases

    Category: Functional Verification

    By onkarkk

    •

    updated over 17 years ago by onkarkk

    6 replies • 17054 views
  • Discussion

    ncsim +gui debugging and breakpoints on system-tasks/functions?

    Category: Functional Verification

    By cubicle82

    •

    updated over 17 years ago by tpylant

    2 replies • 7175 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information