• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Conformal Crashes for large designs

    Category: Logic Design

    By archive archive

    •

    updated over 16 years ago by HPC-SMP1

    4 replies • 13936 views
  • Discussion

    LEC : Asynchronous Reset Issue

    Category: Logic Design

    By automotive automotive

    •

    updated over 16 years ago by Jaydip Mehta

    1 replies • 13448 views
  • Discussion

    Ideal net in ETS

    Category: Logic Design

    By Jaydip Mehta Jaydip Mehta

    •

    updated over 16 years ago by grasshopper

    3 replies • 13795 views
  • Discussion

    IMPORTANT NOTE: O/S Requirements for Conformal 8.1 and newer

    Category: Logic Design

    By Kenneth Chang Kenneth Chang

    •

    started over 16 years ago

    0 replies • 385 views
  • Discussion

    Problem with un-mapped elements

    Category: Logic Design

    By archive archive

    •

    updated over 16 years ago by malexgreen

    6 replies • 16986 views
  • Discussion

    constant propagation in RC

    Category: Logic Design

    By designer designer

    •

    started over 16 years ago

    0 replies • 12754 views
  • Discussion

    CDC (Clock Domain Crossing)

    Category: Logic Design

    By kunal1514 kunal1514

    •

    started over 16 years ago

    0 replies • 13324 views
  • Discussion

    when and how to use set_clock_latency in RC

    Category: Logic Design

    By BACKMAN BACKMAN

    •

    started over 17 years ago

    0 replies • 13156 views
  • Discussion

    Capture>>Accessories>>Aliasrot

    Category: Logic Design

    By Parveen Parveen

    •

    started over 17 years ago

    0 replies • 763 views
  • Discussion

    RC gated clock - automatic insertion

    Category: Logic Design

    By guyra guyra

    •

    updated over 17 years ago by grasshopper

    1 replies • 1997 views
  • Discussion

    Footprints

    Category: Logic Design

    By mohsen mohsen

    •

    updated over 17 years ago by tpylant

    1 replies • 12821 views
  • Discussion

    Can't edit.

    Category: Logic Design

    By NeSaM NeSaM

    •

    updated over 17 years ago by tpylant

    1 replies • 645 views
  • Discussion

    on Encounter RTL compiler

    Category: Logic Design

    By archive archive

    •

    updated over 17 years ago by ScreenName

    3 replies • 14534 views
  • Discussion

    Clock tree specification in RtlCompiler

    Category: Logic Design

    By ScreenName ScreenName

    •

    started over 17 years ago

    0 replies • 12558 views
  • Discussion

    timing_type : non_seq_hold_falling;

    Category: Logic Design

    By guyra guyra

    •

    started over 17 years ago

    0 replies • 13051 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information