• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
CDNS - double leaderboard script

Mixed-Signal Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    ADEXL measurement for temp drift of an output variable

    Category: Mixed-Signal Design

    By vamshiky

    •

    updated over 10 years ago by Andrew Beckett

    3 replies • 16237 views
  • Discussion

    Noise analysis for FET transistors

    Category: Mixed-Signal Design

    By Patrick L

    •

    updated over 10 years ago by Andrew Beckett

    1 replies • 15255 views
  • Discussion

    How to instantiate module ports by name when port bus defined individually - VerilogAMS

    Category: Mixed-Signal Design

    By SimhanAnalog

    •

    updated over 10 years ago by Andrew Beckett

    1 replies • 4053 views
  • Discussion

    DCO test using Verilog A "unexpected statement "{""

    Category: Mixed-Signal Design

    By Yizhe Hu

    •

    updated over 10 years ago by Andrew Beckett

    5 replies • 3811 views
  • Discussion

    ncsim with Ultrasim very slow for post layout simulation

    Category: Mixed-Signal Design

    By dogrush

    •

    updated over 10 years ago by dogrush

    2 replies • 15642 views
  • Discussion

    VHDL-AMS VIEW LIST in ADE

    Category: Mixed-Signal Design

    By eppo

    •

    updated over 10 years ago by Andrew Beckett

    3 replies • 17298 views
  • Discussion

    Netlist should have explicit net definitions AMS

    Category: Mixed-Signal Design

    By SimhanAnalog

    •

    updated over 10 years ago by SimhanAnalog

    6 replies • 19371 views
  • Discussion

    too few terminals given

    Category: Mixed-Signal Design

    By Karev11

    •

    updated over 10 years ago by Andrew Beckett

    1 replies • 18083 views
  • Discussion

    nestlister error when using AMSD

    Category: Mixed-Signal Design

    By dogrush

    •

    updated over 10 years ago by Andrew Beckett

    3 replies • 17430 views
  • Discussion

    Cannot use input vector as stimuli when performing AMS simulation with irun.

    Category: Mixed-Signal Design

    By dogrush

    •

    updated over 10 years ago by dogrush

    2 replies • 16897 views
  • Discussion

    ncelab: *N,DLWTLK

    Category: Mixed-Signal Design

    By nikiva

    •

    started over 10 years ago

    0 replies • 1527 views
  • Discussion

    AMS-Sim

    Category: Mixed-Signal Design

    By MARON

    •

    updated over 10 years ago by Andrew Beckett

    1 replies • 15027 views
  • Discussion

    how to interrupt layout refresh in ic5141

    Category: Mixed-Signal Design

    By Karev11

    •

    updated over 11 years ago by Karev11

    4 replies • 15882 views
  • Discussion

    [SOLVED] unable to compile with genvar variable in veriloga

    Category: Mixed-Signal Design

    By msharma

    •

    updated over 11 years ago by msharma

    2 replies • 23252 views
  • Discussion

    SystemVerilog import into DFII

    Category: Mixed-Signal Design

    By Cotomaznamenat

    •

    updated over 11 years ago by Cotomaznamenat

    2 replies • 17790 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information