• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 110 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      ShawnLogan
      ShawnLogan 50 Points
    • 5
      Elecguy
      Elecguy 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,734 Points
    • 2
      oldmouldy
      oldmouldy 13,695 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Synchronize Capture from PCB Designer File

    Category: PCB Design

    By boonedoggle

    •

    updated over 5 years ago by redwire

    1 replies • 13732 views
  • Discussion

    Exit axlSingleSelectPoint(nil) from blocking other code

    Category: Allegro X PCB Editor

    By leto

    •

    updated over 5 years ago by Dissertation

    3 replies • 3668 views
  • Discussion

    Unable to delete a net from schematic

    Category: Custom IC Design

    By sidm

    •

    updated over 5 years ago by Andrew Beckett

    1 replies • 13148 views
  • Discussion

    matching constraint in extracted view simulation

    Category: Custom IC Design

    By PBWU

    •

    updated over 5 years ago by Andrew Beckett

    1 replies • 13763 views
  • Discussion

    How to copy the outputs setup and the Global variables in the mastero into the ade-XL outputs setup and Global variables respectively

    Category: Custom IC Design

    By RFStuff

    •

    updated over 5 years ago by Andrew Beckett

    3 replies • 16543 views
  • Not Answered

    How do I use this device in Pspice? (OPA 657, i can't simulate)

    Category: PSpice

    By Travis345

    •

    updated over 5 years ago by Travis345

    2 replies • 3962 views
  • Discussion

    Allegro 17.2 move line vertex in footprint symbol.

    Category: Allegro X PCB Editor

    By frank mpbc

    •

    updated over 5 years ago by frank mpbc

    3 replies • 14530 views
  • Discussion

    Reverse operation of dbProduceMemName

    Category: Custom IC SKILL

    By RK56

    •

    updated over 5 years ago by RK56

    2 replies • 14228 views
  • Discussion

    XY Placement

    Category: Allegro X PCB Editor

    By olebon

    •

    updated over 5 years ago by CadAce2K

    3 replies • 16479 views
  • Not Answered

    capture update cache vs replace cache

    Category: Allegro X Capture CIS

    By frank mpbc

    •

    updated over 5 years ago by frank mpbc

    4 replies • 16734 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information