• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      oldmouldy
      oldmouldy 65 Points
    • 3
      MZ20250602835
      MZ20250602835 62 Points
    • 4
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 5
      zpofrp
      zpofrp 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,750 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,720 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Balance Clock Tree Skew and levels of two different Block implementation in Encounter

    Category: Digital Implementation

    By sachintaneja

    •

    updated over 7 years ago by Kari

    1 replies • 17535 views
  • Discussion

    Connectivity Violations in Soc Encounter implementation

    Category: Digital Implementation

    By Mahmoud Dagher

    •

    updated over 7 years ago by Kari

    1 replies • 14281 views
  • Discussion

    ERROR with loadLefFile in innovus

    Category: Digital Implementation

    By Suryansh Singh

    •

    updated over 7 years ago by Kari

    3 replies • 18281 views
  • Discussion

    How do I generate full GDS using Encounter 2014 and osu_soc_v2.7 libraries?

    Category: Digital Implementation

    By Ncsim User 1

    •

    updated over 7 years ago by Kari

    1 replies • 14284 views
  • Discussion

    Checking installation of PDK is correct

    Category: Custom IC Design

    By CxD7

    •

    updated over 7 years ago by CxD7

    2 replies • 17880 views
  • Discussion

    CDF parameters reusing default value from veriloga

    Category: Custom IC Design

    By ernie123

    •

    updated over 7 years ago by ernie123

    2 replies • 15432 views
  • Discussion

    Is there a similar skill function (or other workaround) to "avExtractedCellViewCallProc" when generating a SPICE output? - during QRC extractions

    Category: Custom IC SKILL

    By frankp

    •

    updated over 7 years ago by frankp

    6 replies • 2441 views
  • Discussion

    APS: better Hyperthreading ON or OFF on the machine?

    Category: Custom IC Design

    By dontpanic

    •

    updated over 7 years ago by dontpanic

    4 replies • 16618 views
  • Discussion

    Library Manager: .cdsenv / .cdsinit settings not taking effect

    Category: Custom IC Design

    By dontpanic

    •

    updated over 7 years ago by dontpanic

    4 replies • 25861 views
  • Discussion

    design kits for a new member in cadence

    Category: Custom IC Design

    By tashtoush

    •

    updated over 7 years ago by tashtoush

    6 replies • 17007 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information