• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      ltoohey
      ltoohey 65 Points
    • 2
      oldmouldy
      oldmouldy 55 Points
    • 3
      JCTEYSSIER0
      JCTEYSSIER0 50 Points
    • 3
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 5
      zpofrp
      zpofrp 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,750 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,720 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Use skill to export gdsII

    Category: Custom IC SKILL

    By ardardachung

    •

    updated over 7 years ago by Quek

    2 replies • 15574 views
  • Discussion

    Simvision Changes the Trace type of some signals on reinvoke

    Category: Functional Verification

    By snitkau

    •

    updated over 7 years ago by Doug Koslow

    1 replies • 17422 views
  • Discussion

    Add connect bubble mode creates DRC errors.

    Category: PCB Design

    By Lennie

    •

    started over 7 years ago

    0 replies • 13017 views
  • Discussion

    removing inherited fixed properties on a symbol

    Category: PCB Design

    By Lennie

    •

    updated over 7 years ago by Lennie

    6 replies • 19648 views
  • Discussion

    Schematic Extraction of Standard Cells of TSMC 40nm and AMS

    Category: Mixed-Signal Design

    By anurans

    •

    updated over 7 years ago by Saloni Chhabra

    1 replies • 16034 views
  • Discussion

    how to convert text string to integer in VerilogA?

    Category: Mixed-Signal Design

    By DavidLou

    •

    updated over 7 years ago by DavidLou

    12 replies • 25693 views
  • Discussion

    Loading the DFA Table using Skill

    Category: Allegro X Scripting - Skill

    By Peter Cerbone

    •

    updated over 7 years ago by DavidJHutchins

    5 replies • 11437 views
  • Discussion

    Replace footprint on PCB Editor

    Category: Allegro X PCB Editor

    By WongWingJoshua

    •

    updated over 7 years ago by oldmouldy

    1 replies • 13754 views
  • Discussion

    possible to instantiate Verilog module in VerilogA?

    Category: Mixed-Signal Design

    By DavidLou

    •

    updated over 7 years ago by DavidLou

    6 replies • 20824 views
  • Discussion

    Load pull - Differential

    Category: Custom IC Design

    By LucaA

    •

    updated over 7 years ago by Alex Tiler

    2 replies • 4821 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information