• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 75 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      oldmouldy
      oldmouldy 60 Points
    • 4
      ShawnLogan
      ShawnLogan 50 Points
    • 5
      MZ20250602835
      MZ20250602835 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,700 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Op- Amp loop gain measurement

    Category: Logic Design

    By Saran84

    •

    updated over 17 years ago by johannes

    1 replies • 1533 views
  • Discussion

    Verilog-XL install

    Category: Hardware/Software Co-Development, Verification and Integration

    By bdatta

    •

    started over 17 years ago

    0 replies • 14257 views
  • Discussion

    What different between PCB Editor15.5 and PCB Editor16.0

    Category: Allegro X PCB Editor

    By ELEKVN

    •

    updated over 17 years ago by ELEKVN

    2 replies • 13635 views
  • Discussion

    Highlighting nets from Allegro Constraint Manager

    Category: PCB Design

    By Russ Boquette

    •

    updated over 17 years ago by Russ Boquette

    3 replies • 15832 views
  • Discussion

    Reg:Negative Artwork in Allegro

    Category: PCB Design

    By Sakthivel

    •

    updated over 17 years ago by Sakthivel

    5 replies • 5105 views
  • Discussion

    A pin with the number "xxx" exists twice in "XXX" package, but I cannot find "XXX" in the schematic

    Category: PCB Design

    By b0660705

    •

    updated over 17 years ago by oldmouldy

    1 replies • 2214 views
  • Discussion

    ESpice VCVS

    Category: PCB Design

    By wERerABbiT

    •

    started over 17 years ago

    0 replies • 13054 views
  • Discussion

    Editing CDF parameter properties for a Pcell

    Category: Custom IC SKILL

    By ahamlett

    •

    updated over 17 years ago by ahamlett

    5 replies • 23334 views
  • Discussion

    Status of Full/Partial select toggle?

    Category: Custom IC SKILL

    By J Wilwert

    •

    updated over 17 years ago by J Wilwert

    2 replies • 2078 views
  • Discussion

    annotate switching activity with TCF

    Category: Digital Implementation

    By alexsieh

    •

    started over 17 years ago

    0 replies • 14411 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information