• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 75 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      oldmouldy
      oldmouldy 60 Points
    • 4
      ShawnLogan
      ShawnLogan 50 Points
    • 5
      MZ20250602835
      MZ20250602835 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,700 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Moving Pins

    Category: Custom IC SKILL

    By Philey

    •

    updated over 16 years ago by Philey

    4 replies • 16013 views
  • Discussion

    Follow rails for empty rows.

    Category: Digital Implementation

    By deeps

    •

    updated over 16 years ago by Kari

    3 replies • 14365 views
  • Discussion

    How to 'dbGet' the numeric "WireId" for a layer

    Category: Digital Implementation

    By jgentry

    •

    updated over 16 years ago by BobD

    1 replies • 979 views
  • Discussion

    How to use Cadence SPB Switch Release

    Category: PCB Design

    By ahkuih

    •

    updated over 16 years ago by mcatramb91

    2 replies • 17467 views
  • Discussion

    Global change of line width

    Category: PCB Design

    By archive

    •

    updated over 16 years ago by jch teyssier

    3 replies • 13730 views
  • Discussion

    Verilog Monitor to Check 'X' state of a Clock from the DUT.

    Category: Functional Verification

    By RaghavNS

    •

    updated over 16 years ago by Mickey

    2 replies • 8103 views
  • Discussion

    Spectre Simulation using IBM_PDK and ARM Std Cell Libraries

    Category: Custom IC Design

    By canuck

    •

    updated over 16 years ago by Andrew Beckett

    2 replies • 15416 views
  • Discussion

    IDF: ECAD/MCAD File Transfer

    Category: PCB Design

    By rpieper

    •

    updated over 16 years ago by Randy R

    4 replies • 3234 views
  • Discussion

    what is the SKILL code to get the padstack info such as drill diameter and pad size

    Category: Allegro X PCB Editor

    By Alice

    •

    updated over 16 years ago by eDave

    1 replies • 14628 views
  • Discussion

    ELC(Encounter Library Characterization)(Ex-Signalstorm) isues

    Category: Digital Implementation

    By Haris1

    •

    updated over 16 years ago by admin

    2 replies • 1785 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information