• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 200 Points
    • 2
      Aurel B
      Aurel B 107 Points
    • 3
      bdc66a938f164d
      bdc66a938f164d 98 Points
    • 4
      excellon1
      excellon1 86 Points
    • 5
      Elecguy
      Elecguy 80 Points
  • Leaderboard

    • 1
      steve
      steve 17,599 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,206 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Answered

    Errors in 3D canvas when Via size is less than 100um

    Category: Allegro X APD

    By YY20241209613

    •

    updated 6 months ago by mahimag

    3 replies • 2979 views
  • Discussion

    Erroneous report in EMIR tool shows failed nets as passed.

    Category: Custom IC Design

    By unSkilled

    •

    started 6 months ago

    0 replies • 1400 views
  • Not Answered

    Login problem

    Category: AWR Design Environment

    By HC202503137029

    •

    updated 6 months ago by OscPn

    1 replies • 1534 views
  • Discussion

    PSpice for TI Simulation Running Very Slow

    Category: PSpice

    By JM202503166347

    •

    updated 6 months ago by rg13

    1 replies • 1221 views
  • Discussion

    wreal modeling for inductance and capacitance

    Category: Mixed-Signal Design

    By LS202412014215

    •

    updated 6 months ago by LS202412014215

    2 replies • 2649 views
  • Suggested Answer

    Design Entry HDL error spcocd-152

    Category: Design Entry HDL

    By VC202503176623

    •

    updated 6 months ago by rg13

    1 replies • 1156 views
  • Discussion

    Net Connectivity: Share Your Insights

    Category: Allegro X Capture CIS

    By PCBTech

    •

    updated 6 months ago by PCBTech

    6 replies • 1112 views
  • Discussion

    Deepprobe to connect to a bus (extracted view)

    Category: Mixed-Signal Design

    By Macio

    •

    updated 6 months ago by Frank Wiedmann

    1 replies • 2663 views
  • Discussion

    Verilog-A module for calculation of average 100 MHz continuous input signal (unaccurate results when analyzing in WaveView; transient sim in spectre)

    Category: Custom IC Design

    By FC202502053712

    •

    started 6 months ago

    0 replies • 1486 views
  • Discussion

    IC23.1 Api:wspCreateWSSPDef

    Category: Custom IC SKILL

    By Brad7086

    •

    started 6 months ago

    0 replies • 261 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information