• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 110 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      ShawnLogan
      ShawnLogan 50 Points
    • 5
      steve
      steve 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,695 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How to get all the really used layer in the cellview .

    Category: Custom IC SKILL

    By Charley Chen

    •

    updated over 14 years ago by Charley Chen

    9 replies • 19005 views
  • Discussion

    What skill commands to I use to navigate adexl tests for information?

    Category: Custom IC SKILL

    By RRiedel

    •

    started over 14 years ago

    0 replies • 13350 views
  • Discussion

    how to view/edit footprint in *.dra?

    Category: PCB Design

    By hankf

    •

    updated over 14 years ago by EvanShultz

    4 replies • 9655 views
  • Discussion

    class casting

    Category: Functional Verification

    By arjuny

    •

    updated over 14 years ago by jadec

    1 replies • 13767 views
  • Discussion

    pull mode vs push mode

    Category: Functional Verification

    By onkarkk

    •

    updated over 14 years ago by jadec

    5 replies • 20066 views
  • Discussion

    How to apply delays to analog pulses(ns)

    Category: RF Design

    By Analog Design

    •

    updated over 14 years ago by SharksFan

    2 replies • 1331 views
  • Discussion

    linereadstring() function problem

    Category: Custom IC SKILL

    By tyanata

    •

    updated over 14 years ago by tyanata

    6 replies • 16304 views
  • Discussion

    how to recovery a layout cell that deleted in the library manager

    Category: Custom IC SKILL

    By flywonder

    •

    updated over 14 years ago by Andrew Beckett

    2 replies • 20237 views
  • Discussion

    dbobject return value of leYankFigs

    Category: Custom IC SKILL

    By cessej

    •

    updated over 14 years ago by Andrew Beckett

    1 replies • 13969 views
  • Discussion

    Component placement Allegro V16.3

    Category: PCB Design

    By HWDesigner

    •

    updated over 14 years ago by HWDesigner

    3 replies • 13524 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information