• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Aurel B
      Aurel B 52 Points
    • 2
      AC20250829806
      AC20250829806 50 Points
    • 2
      SD20251126912
      SD20251126912 50 Points
    • 2
      SM202511279440
      SM202511279440 50 Points
    • 5
      HASAN2024
      HASAN2024 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,724 Points
    • 2
      oldmouldy
      oldmouldy 13,640 Points
    • 3
      eDave
      eDave 10,261 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,477 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    help on using diode model in Spectre simulation

    Category: Custom IC Design

    By apple419

    •

    updated over 12 years ago by Andrew Beckett

    2 replies • 17965 views
  • Discussion

    Experiences in PCB Design Flows

    Category: PCB Design

    By yf1990

    •

    updated over 12 years ago by ScottCad

    1 replies • 12802 views
  • Discussion

    Is there a function to get first several elements of a list?

    Category: Custom IC SKILL

    By richardyuan

    •

    updated over 12 years ago by Andrew Beckett

    1 replies • 17811 views
  • Discussion

    Can you modify OrCAD BOM Header Info?

    Category: PCB Design

    By aggie81

    •

    updated over 12 years ago by steve

    1 replies • 15107 views
  • Discussion

    saving verilog-a triggers compilation instead of just syntax check

    Category: Custom IC Design

    By danmc

    •

    updated over 12 years ago by danmc

    2 replies • 13951 views
  • Discussion

    sweep variable "bs" in hb, then use VAR("bs") in output expression, not plot in ADEXL

    Category: Custom IC Design

    By Taoni

    •

    updated over 12 years ago by Andrew Beckett

    6 replies • 7480 views
  • Discussion

    Strange behavior of traponly method (MMSIM/SpectreRF)

    Category: Custom IC Design

    By norrin

    •

    updated over 12 years ago by Frank Wiedmann

    2 replies • 11865 views
  • Discussion

    How to set_current_module in RTL Compiler??

    Category: Logic Design

    By archive

    •

    updated over 12 years ago by jojo57006

    10 replies • 19120 views
  • Discussion

    cadence orcad 16.3 error

    Category: PCB Design

    By insyspower

    •

    updated over 12 years ago by insyspower

    4 replies • 15213 views
  • Discussion

    issue with (* cds_inherited_parameter *)

    Category: Custom IC Design

    By Fabb

    •

    updated over 12 years ago by Fabb

    4 replies • 15229 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information