• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Aurel B
      Aurel B 69 Points
    • 2
      oldmouldy
      oldmouldy 55 Points
    • 3
      AC20250829806
      AC20250829806 50 Points
    • 3
      SD20251126912
      SD20251126912 50 Points
    • 3
      SM202511279440
      SM202511279440 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,680 Points
    • 3
      eDave
      eDave 10,261 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,488 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Can't launch the schematic simulation(error(ORCAP-15052), INFO(ORNET-1169)) with the PSPICE for TI

    Category: PCB Design

    By Efim screen name

    •

    started over 4 years ago

    0 replies • 6104 views
  • Discussion

    Innovus tutorial

    Category: Digital Implementation

    By layoutph

    •

    updated over 4 years ago by Dimo M

    1 replies • 20184 views
  • Not Answered

    Net list error during orcad capture simulation

    Category: PSpice

    By mast

    •

    updated over 4 years ago by Efim screen name

    2 replies • 29601 views
  • Discussion

    Guidelines for the Digital Implementation Forum

    Category: Digital Implementation

    By Dimo M

    •

    started over 4 years ago

    0 replies • 13367 views
  • Discussion

    Global net connections warning on export netlist with power pins for block implementation

    Category: Digital Implementation

    By Kleber Stangherlin

    •

    updated over 4 years ago by Dimo M

    1 replies • 13658 views
  • Discussion

    Which variables give us the H/W information of the Core in Cadence Innovus?

    Category: Digital Implementation

    By vinayelk

    •

    updated over 4 years ago by Dimo M

    1 replies • 4013 views
  • Discussion

    Getting Flat Outputs while implementing a 6 Bit Flash ADC using VerilogA.

    Category: Custom IC Design

    By Kulmani

    •

    updated over 4 years ago by Andrew Beckett

    10 replies • 15897 views
  • Discussion

    Capacitor Array

    Category: Digital Implementation

    By JWMP

    •

    updated over 4 years ago by Dimo M

    1 replies • 12223 views
  • Discussion

    Question about create wire in schematic with SKILL

    Category: Custom IC SKILL

    By morrris

    •

    updated over 4 years ago by morrris

    2 replies • 15715 views
  • Discussion

    Need a solution to build pre-computed look-up table manually

    Category: Custom IC Design

    By circuit apprentice

    •

    updated over 4 years ago by circuit apprentice

    2 replies • 11738 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information