• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 80 Points
    • 2
      Aurel B
      Aurel B 69 Points
    • 3
      AC20250829806
      AC20250829806 60 Points
    • 3
      oldmouldy
      oldmouldy 60 Points
    • 5
      SD20251126912
      SD20251126912 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,685 Points
    • 3
      eDave
      eDave 10,271 Points
    • 4
      ShawnLogan
      ShawnLogan 9,670 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Add new libraries to the Pspice Search windows

    Category: PCB Design

    By eddoh

    •

    started over 4 years ago

    0 replies • 12937 views
  • Discussion

    Mouse recommendation for Allegro use

    Category: Allegro X PCB Editor

    By gbejby

    •

    updated over 4 years ago by tennywhy

    11 replies • 20819 views
  • Discussion

    Vmanager and the logs tab page

    Category: Functional Verification

    By DOS SANTOS

    •

    updated over 4 years ago by DOS SANTOS

    2 replies • 13723 views
  • Discussion

    Curve traces, odd angles - Matched Length suggestions?

    Category: Allegro X PCB Editor

    By CadAce2K

    •

    updated over 4 years ago by CadAce2K

    2 replies • 2609 views
  • Discussion

    Issue With Loudness Normalization

    Category: Hardware/Software Co-Development, Verification and Integration

    By Damien Lehner

    •

    updated over 4 years ago by StephenH

    2 replies • 18473 views
  • Not Answered

    ERROR(SPMHNI-175) IN CREATING THE NETLIST

    Category: Design Entry HDL

    By AnirudhTHABJUL

    •

    updated over 4 years ago by TECHNIQUES

    14 replies • 17678 views
  • Discussion

    Where to find default lsw layer order

    Category: Custom IC SKILL

    By psill000

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 11962 views
  • Discussion

    ERROR(ORNET-1193): NETLIST FAILED

    Category: PCB Design

    By TECHNIQUES

    •

    started over 4 years ago

    0 replies • 6187 views
  • Discussion

    Rotate padstack in symbol view

    Category: Hardware/Software Co-Development, Verification and Integration

    By JacobL

    •

    updated over 4 years ago by ipath

    2 replies • 21583 views
  • Discussion

    Generating a report for nets

    Category: Allegro X PCB Editor

    By Lennie

    •

    updated over 4 years ago by DavidJHutchins

    1 replies • 15574 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information