• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Aurel B
      Aurel B 59 Points
    • 2
      AC20250829806
      AC20250829806 50 Points
    • 2
      SD20251126912
      SD20251126912 50 Points
    • 2
      SM202511279440
      SM202511279440 50 Points
    • 5
      Hoangkhoipcb
      Hoangkhoipcb 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,640 Points
    • 3
      eDave
      eDave 10,261 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,488 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Utility to output a single symbol from a design

    Category: Allegro X PCB Editor

    By joma

    •

    updated 2 months ago by John T

    7 replies • 16318 views
  • Discussion

    Having Maestro report what DSPF view it used for each simulation

    Category: Custom IC Design

    By Mohsen2

    •

    started 2 months ago

    0 replies • 957 views
  • Suggested Answer

    Replace a component using its CDS_LIBRARY_ID in system Capture

    Category: Allegro X Scripting - TCL

    By YC202504163531

    •

    updated 2 months ago by CadAP

    1 replies • 880 views
  • Discussion

    XSECTION

    Category: Allegro X PCB Editor

    By mir0mik

    •

    updated 2 months ago by CC20250910538

    3 replies • 14016 views
  • Answered

    How to tile schematic windows in Orcad X.

    Category: Allegro X Capture CIS

    By DH202507237422

    •

    updated 2 months ago by msenick

    3 replies • 1524 views
  • Answered

    Troubleshooting Missing Voltage Sources in Netlists

    Category: Allegro X Capture CIS

    By LC202506035949

    •

    updated 2 months ago by HH20250923150

    3 replies • 1718 views
  • Not Answered

    Inverted Silkscreen in Presto

    Category: OrCAD X Presto PCB

    By Kevcsc

    •

    updated 2 months ago by passedpawn

    2 replies • 1514 views
  • Answered

    mapping Not connected pins in symbol editor and PSPICE model association

    Category: Allegro X Capture CIS

    By eddoh

    •

    updated 2 months ago by eddoh

    4 replies • 2454 views
  • Suggested Answer

    Possible to Tile Schematic Pages in Orcad X Professional

    Category: Allegro X Capture CIS

    By msenick

    •

    updated 2 months ago by JCTEYSSIER0

    11 replies • 4222 views
  • Not Answered

    How to get superimposition of impulse with double exponential decaying sine waveform

    Category: PSpice

    By KM202509171147

    •

    updated 2 months ago by IshaS

    1 replies • 960 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information